Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCIMX536AVV8B Datasheet(PDF) 62 Page - Freescale Semiconductor, Inc

Part # PCIMX536AVV8B
Description  i.MX53xA Automotive and Infotainment Applications Processors
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX536AVV8B Datasheet(HTML) 62 Page - Freescale Semiconductor, Inc

Back Button PCIMX536AVV8B Datasheet HTML 58Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 59Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 60Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 61Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 62Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 63Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 64Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 65Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 66Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 180 page
background image
i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1
62
Freescale Semiconductor
Electrical Characteristics
4.6.7
DDR SDRAM Specific Parameters (DDR2/LVDDR2, LPDDR2 and
DDR3)
The DDR2/LVDDR2 interface fully complies with JESD79-2E – DDR2 JEDEC release April, 2008,
supporting DDR2-800 and LVDDR2-800.
The DDR3 interface fully complies with JESD79-3D – DDR3 JEDEC release April 2008 supporting
DDR3-800.
The LPDDR2 interface fully complies with JESD209-2B, supporting LPDDR2-800.
MAXD
TI
DTACK MAXIMUM delay from
chip dtack input to its internal
FF + 2 cycles for
synchronization
——
—
WE47
Dtack Active to CSx_B Invalid
MAXCO - MAXCSO +
MAXDTI
MAXCO -
MAXCSO +
MAXDTI
—ns
WE48
CSx_B Invalid to Dtack
invalid
00
—
ns
1 Parameters WE4... WE21 value see column BCD = 0 in Table 38
2 All config. parameters (CSA,CSN,WBEA,WBEN,ADVA,ADVN,OEN,OEA,RBEA & RBEN) are in cycle units.
3 CS Assertion. This bit field determines when CS signal is asserted during read/write cycles.
4 CS Negation. This bit field determines when CS signal is negated during read/write cycles.
5 t is axi_clk cycle time.
6 BE Assertion. This bit field determines when BE signal is asserted during read cycles.
7 BE Negation. This bit field determines when BE signal is negated during read cycles.
Table 39. EIM Asynchronous Timing Parameters Table (continued)Relative Chip Select
Ref
No.
Parameter
Determination by
Synchronous measured
parameters 12
Min
Max
(If 133 Mhz is
supported by
SOC)
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com