LM98714CCMTSLASHNOPB datasheet(9/114 Pages) TI1

9 / 114 page

LM98714

www.ti.com

SNAS254A – OCTOBER 2006 – REVISED JANUARY 2014

Electrical Characteristics (continued)

The following specifications apply for VA = VD = VR = VC = 3.3V, CL = 10pF, and fINCLK = 15MHz unless otherwise specified.

Boldface limits apply for TA = TMIN to TMAX; all other limits TA = 25°C.

Symbol

Parameter

Conditions

Min

Typ(1)

Max

Units

Power Supply Specifications

VA Normal State

125

VA Analog Supply Current

VA Low Power State

(Powerdown)

VR Normal State

(LVDS Outputs)

VR Digital Supply Current

CMOS Output Data Format

LVDS Output Data Format with

Data Outputs Disabled

LVDS Output Data Format

0.05

VD Digital Output Driver Supply

CMOS Output Data Format

Current

(ATE Loading of CMOS Outputs

> 50pF)

Typical sensor outputs: SH,

CLK1=

Φ1A, CLK2=Φ2A,

VC CCD Timing Generator Output

CLK3=

ΦB, CLK4=ΦC,

0.5

Driver Supply Current

CLK5=RS, CLK6=CP

(ATE Loading of CMOS Outputs

> 50pF)

LVDS Output Data Format

350

505

650

CMOS Output Data Format (ATE

PWR

Average Power Dissipation

Loading of CMOS Outputs >

380

610

700

50pF)

Input Sampling Circuit Specifications

CDS Gain=1x, PGA Gain=1x

2.3

VIN

Input Voltage Level

Vp-p

CDS Gain=2x, PGA Gain= 1x

1.22

Source Followers Off

CDS Gain = 1x

μA

(-70)

(-40)

OSX = VA (OSX = AGND)

Source Followers Off

105

Sample and Hold Mode Input Leakage

IIN_SH

CDS Gain = 2x

μA

Current

(-105)

(-75)

OSX = VA (OSX = AGND)

Source Followers On

-10

CDS Gain = 2x

-200

200

-16

OSX = VA (OSX = AGND)

Sample/Hold Mode

CDS Gain = 1x

2.5

CSH

Equivalent Input Capacitance

CDS Gain = 2x

(see Figure 12)

Source Followers Off

IIN_CDS

CDS Mode Input Leakage Current

-300

300

OSX = VA (OSX = AGND)

(-25)

CLPIN Switch Resistance

RCLPIN

Ω

(OSX to VCLP Node in Figure 9)

VCLP Reference Circuit Specifications

VCLP DAC Resolution

Bits

VCLP DAC Step Size

0.16

VCLP Config.

VCLP DAC Voltage Min Output

0.14

0.26

0.43

VCLP Config.

VVCLP

VCLP DAC Voltage Max Output

2.38

2.68

2.93

VCLP Config.

Resistor Ladder Enabled

1.54

VA / 2

1.73

VCLP DAC Short Circuit Output

VCLP Config.

ISC

Current

Submit Documentation Feedback

Product Folder Links: LM98714

LM98714CCMT/NOPB Datasheet(PDF) 9 Page - Texas Instruments

LM98714CCMT/NOPB Datasheet(HTML) 9 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL