 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
WM1811A Datasheet(PDF) 21 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM1811A Datasheet(HTML) 21 Page - Wolfson Microelectronics plc |
|
|
21 / 328 page  Production Data WM1811A w PD, November 2013, Rev 4.1 21 Test Conditions AVDD1=3.0V (powered from LDO1), DCVDD=1.05V (powered from LDO2), AVDD2=DBVDD1=DBVDD2=DBVDD3=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, TA = +25 oC, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT E12 DAC to Speaker Outputs (Load = 8 + 22H BTL, Stereo Mode) +12dB boost (SPKOUTx_BOOST = 111) SNR A-weighted SPKMIXL or SPKMIXR + DACL or DACR + SPKLVOL or SPKRVOL SPKOUTLBOOST or SPKOUTRBOOST RLOAD= 8ohm SPKOUTLP or SPKOUTRP SPKOUTLN or SPKOUTRN +12dB 85 94 dB THD PO=0.5W -65 dB THD+N PO=0.5W -63 -53 dB THD PO=1.0W -70 dB THD+N PO=1.0W -68 dB Channel Separation (L/R) -80 dB PSRR (SPKVDDn, LDO1VDD) 100mV (pk-pk) 217Hz 72 dB PSRR (AVDD2, CPVDD, DBVDDn) 100mV (pk-pk) 217Hz 78 dB BYPASS PATH PERFORMANCE Test Conditions AVDD1=3.0V (powered from LDO1), DCVDD=1.05V (powered from LDO2), AVDD2=DBVDD1=DBVDD2=DBVDD3=CPVDD=1.8V, LDO1VDD=SPKVDD1=SPKVDD2=5V, DGND=AGND=CPGND=SPKGND1=SPKGND2=HP2GND=0V, TA = +25 oC, 1kHz sinusoidal signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT F1 Input PGA to Differential Line Output (Load = 10k // 50pF) SNR A-weighted 100 dB THD 0dBV output -90 dB THD+N 0dBV output -87 dB PSRR (SPKVDDn, LDO1VDD) 100mV (pk-pk) 217Hz 90 dB PSRR (AVDD2, CPVDD, DBVDDn) 100mV (pk-pk) 217Hz 90 dB CMRR Input PGA = 0dB 1V (pk-pk) 217Hz 58 dB Note that the Input PGA gain is controlled using the INnx_VOL registers. F3 Input PGA to Headphone via MIXOUTL or MIXOUTR (Load = 16 ) SNR A-weighted 98 dB THD PO=20mW -89 dB THD+N PO=20mW -87 dB THD PO=5mW -86 dB THD+N PO=5mW -84 dB Channel Separation (L/R) -95 dB PSRR (SPKVDDn, LDO1VDD) 100mV (pk-pk) 217Hz 100 dB PSRR (AVDD2, CPVDD, DBVDDn) 100mV (pk-pk) 217Hz 89 dB CMRR Input PGA = 0dB 1V (pk-pk) 217Hz 58 dB Note that the Input PGA gain is controlled using the INnx_VOL registers. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
