Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PI7C8150BMA-33 Datasheet(PDF) 103 Page - Pericom Semiconductor Corporation

Part # PI7C8150BMA-33
Description  ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PERICOM [Pericom Semiconductor Corporation]
Direct Link  http://www.pericom.com
Logo PERICOM - Pericom Semiconductor Corporation

PI7C8150BMA-33 Datasheet(HTML) 103 Page - Pericom Semiconductor Corporation

Back Button PI7C8150BMA-33 Datasheet HTML 99Page - Pericom Semiconductor Corporation PI7C8150BMA-33 Datasheet HTML 100Page - Pericom Semiconductor Corporation PI7C8150BMA-33 Datasheet HTML 101Page - Pericom Semiconductor Corporation PI7C8150BMA-33 Datasheet HTML 102Page - Pericom Semiconductor Corporation PI7C8150BMA-33 Datasheet HTML 103Page - Pericom Semiconductor Corporation PI7C8150BMA-33 Datasheet HTML 104Page - Pericom Semiconductor Corporation PI7C8150BMA-33 Datasheet HTML 105Page - Pericom Semiconductor Corporation PI7C8150BMA-33 Datasheet HTML 106Page - Pericom Semiconductor Corporation PI7C8150BMA-33 Datasheet HTML 107Page - Pericom Semiconductor Corporation  
Zoom Inzoom in Zoom Outzoom out
 103 / 107 page
background image
PI7C8150B
ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
Page 103 of 107
April 2015 – Revision 2.1
17.3
AC SPECIFICATIONS
Figure 17-1
PCI Signal Timing Measurement Conditions
66 MHz
33 MHz
Symbol
Parameter
Min.
Max.
Min.
Max.
Units
Tsu
Input setup time to CLK – bused signals
1,2,3
3
-
7
-
ns
Tsu(ptp)
Input setup time to CLK – point-to-point
1,2,3
5
-
10, 12
4
-
Th
Input signal hold time from CLK
1,2
0
-
0
-
Tval
CLK to signal valid delay – bused signals
1,2,3
2
6
2
11
Tval(ptp)
CLK to signal valid delay – point-to-point
1,2,3
2
6
2
12
Ton
Float to active delay
1,2
2
-
2
-
Toff
Active to float delay
1,2
-
14
-
28
1. See Figure 17-1 PCI Signal Timing Measurement Conditions.
2. All primary interface signals are synchronized to P_CLK. All secondary interface
signals are synchronized to S_CLKOUT.
3. Point-to-point signals are P_REQ_L, S_REQ_L[7:0], P_GNT_L, S_GNT_L[7:0],
HSLED, HS_SW_L, HS_EN, and ENUM_L. Bused signals are P_AD, P_BDE_L, P_PAR,
P_PERR_L, P_SERR_L, P_FRAME_L, P_IRDY_L, P_TRDY_L, P_LOCK_L,
P_DEVSEL_L, P_STOP_L, P_IDSEL, S_AD, S_CBE_L, S_PAR, S_PERR_L,
S_SERR_L, S_FRAME_L, S_IRDY_L, S_TRDY_L, S_LOCK_L, S_DEVSEL_L, and
S_STOP_L.
4. REQ_L signals have a setup of 12 and GNT_L signals have a setup of 10.
17.4
66MHZ TIMING
Symbol
Parameter
Condition
Min.
Max.
Units
TSKEW
SKEW among S_CLKOUT[9:0]
0
0.250
ns
TDELAY
DELAY between PCLK and S_CLKOUT[9:0]
20pF load
3.14
5.07
TCYCLE
P_CLK, S_CLKOUT[9:0] cycle time
15
30
THIGH
P_CLK, S_CLKOUT[9:0] HIGH time
6
TLOW
P_CLK, S_CLKOUT[9:0] LOW time
6
17.5
33MHZ TIMING
15-0048



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com