| Electronic Components Datasheet Search |
|
CP3SP33SMS/NOPB Datasheet(PDF) 193 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
CP3SP33SMS/NOPB Datasheet(HTML) 193 Page - Texas Instruments |
|
193 / 407 page ![]() CICLR CIPND Clear interrupt flags of every message buffer individually ICODE CIEN CICEN IRQ IST3 IST2 IST1 IST0 DS043 CP3SP33 www.ti.com SNOSCW5 – MAY 2013 • CAN error conditions – Detection of an CAN error. (The CEIPND bit in the CIPND register will be set as well as the corresponding bits in the error diagnostic register CEDIAG.) The receive/transmit interrupt access to every message buffer can be individually enabled/disabled in the CIEN register. The pending flags of the message buffer are located in the CIPND register (read only) and can be cleared by resetting the flags in the CICLR registers. 22.7.1 Highest Priority Interrupt Code To reduce the decoding time for the CIPND register, the buffer interrupt request with the highest priority is placed as interrupt status code into the IST[3:0] section of the CSTPND register. Each of the buffer interrupts as well as the error interrupt can be individually enabled or disabled in the CAN Interrupt Enable register (CIEN). As soon as an interrupt condition occurs, every interrupt request is indicated by a flag in the CAN Interrupt Pending register (CIPND). When the interrupt code logic for the present highest priority interrupt request is enabled, this interrupt will be translated into the IST3:0 bits of the CAN Status Pending register (CSTPND). An interrupt request can be cleared by setting the corresponding bit in the CAN Interrupt Clear register (CICLR). Figure 22-26 shows the CAN interrupt management. Figure 22-26. Interrupt Management The highest priority interrupt source is translated into the bits IRQ and IST3:0 as shown in Table 22-5. Table 22-5. Highest Priority Interrupt Code (ICEN=FFFF) CAN INTERRUPT REQUEST IRQ IST3 IST2 IST1 IST0 No Request 0 0 0 0 0 Error Interrupt 1 0 0 0 0 Buffer 0 1 0 0 0 1 Buffer 1 1 0 0 1 0 Buffer 2 1 0 0 1 1 Buffer 3 1 0 1 0 0 Buffer 4 1 0 1 0 1 Buffer 5 1 0 1 1 0 Buffer 6 1 0 1 1 1 Buffer 7 1 1 0 0 0 Buffer 8 1 1 0 0 1 Copyright © 2013, Texas Instruments Incorporated Dual CAN Interfaces 193 Submit Documentation Feedback Product Folder Links :CP3SP33 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |