TMS320DM814X datasheet(195/377 Pages) TI1

195 / 377 page

RESET STATE

DEV_CLKIN/

AUX_CLKIN

(A)

POR

RESET

BTMODE[15:0]

Other I/O Pins

(C)

Power

Supplies

Ramping

Power Supplies Stable

Clock Source Stable

Config

Hi-Z

RSTOUT_WD_OUT

BTMODE[11]

(B)

Hi-Z

TMS320DM8148, TMS320DM8147

www.ti.com

SPRS647E – MARCH 2011 – REVISED DECEMBER 2013

Table 7-10. Switching Characteristics Over Recommended Operating Conditions During Reset

(see Figure 7-5) (continued)

OPP100

NO.

PARAMETER

UNIT

MIN

MAX

td(PORH-

Delay time, POR high to RSTOUT_WD_OUT driven based on latched BTMODE[11]

RSTOUTL)

value(1)(2)

td(RSTH-

Delay time, RESET high to RSTOUT_WD_OUT driven based on latched BTMODE[11]

RSTOUTD)

value(1)(2)

Figure 7-4 shows the Power-Up Timing. Figure 7-5 shows the Warm Reset (RESET) Timing. Max Reset

Timing is identical to Warm Reset Timing, except the BTMODE[15:0] pins are not re-latched.

Power supplies and DEV_CLKIN/AUX_CLKIN must be stable before the start of tw(RESET).

RSTOUT_WD_OUT only asserted if BTMODE[11] was latched as a "0" when coming out of reset.

For more detailed information on the RESET STATE of each pin, see Section 7.3.17, Pin Behaviors at Reset. Also

see Section 3.2, Terminal Functions for the IPU/IPD settings during reset.

Figure 7-4. Power-Up Timing

Power, Reset, Clocking, and Interrupts

195

Submit Documentation Feedback

Product Folder Links: TMS320DM8148 TMS320DM8147

TMS320DM814X Datasheet(PDF) 195 Page - Texas Instruments

TMS320DM814X Datasheet(HTML) 195 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL