ATM90E32AS-AU-R datasheet(58/84 Pages) ATMEL

58 / 84 page

M90E32AS [Datasheet]

Atmel-46003B-SE-M90E32AS-Datasheet_02122015

QoffsetA

Phase A Reactive Power offset

PQGainA

Phase A Active/Reactive Energy Calibration Gain

PhiA

Phase A Calibration Phase Angle

5.4.3

FUNDAMENTAL/HARMONIC ENERGY CALIBRATION REGISTERS

Address: 42H

Type: Read/Write

Default Value: 0000H

Bit

Name

Description

15-0

offset

Phase A reactive power offset, signed with complement format.

Address: 47H

Type: Read/Write

Default Value: 0000H

Bit

Name

Description

15-0

Gain

Phase A energy gain, signed with complement format.

Address: 48H

Type: Read/Write

Default Value: 0000H

Bit

Name

Description

DelayV

0: Delay Cycles are applied to current channel. (default)

1: Delay Cycles are applied to voltage channel.

14:8

Reserved.

7:0

DelayCycles

Number of delay cycles calculated in phase compensation.

Unit is 2.048MHz cycle. It is an unsigned 8 bit integer.

Table-8 Fundamental/Harmonic Energy Calibration Registers

Address

Read/Write

Type

Functional Description

Power-on Value

51H

PoffsetAF

R/W

Phase A Fundamental Active Power

offset

0000H

52H

PoffsetBF

R/W

Phase B Fundamental Active Power

offset

0000H

53H

PoffsetCF

R/W

Phase C Fundamental Active Power

offset

0000H

54H

PGainAF

R/W

Phase A Fundamental Calibration

Gain

0000H

55H

PGainBF

R/W

Phase B Fundamental Calibration

Gain

0000H

56H

PGainCF

R/W

Phase C Fundamental Calibration

Gain

0000H

ATM90E32AS-AU-R Datasheet(PDF) 58 Page - ATMEL Corporation

ATM90E32AS-AU-R Datasheet(HTML) 58 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL