ATM90E32AS-AU-R datasheet(6/84 Pages) ATMEL

6 / 84 page

M90E32AS [DATASHEET]

Atmel-46003B-SE-M90E32AS-Datasheet_02122015

Figure-1

M90E32AS Block Diagram ................................................................................................................................. 2

Figure-2

Pin Assignment (Top View) ................................................................................................................................ 7

Figure-3

Channel to Phase Mapping .............................................................................................................................. 11

Figure-4

Energy Accumulation Diagram ......................................................................................................................... 13

Figure-5

CFx Pulse Output Regulation ........................................................................................................................... 14

Figure-6

Active Power Startup/Noload Processing ......................................................................................................... 14

Figure-7

Fundamental Active Power Startup/Noload Processing ................................................................................... 15

Figure-8

Harmonic Active Power Startup/Noload Processing ......................................................................................... 15

Figure-9

Power Quality Monitor in Datapath ................................................................................................................... 18

Figure-10 Block Diagram in Normal Mode ........................................................................................................................ 21

Figure-11 Block Diagram in Idle Mode .............................................................................................................................. 22

Figure-12 Block Diagram in Detection Mode .................................................................................................................... 24

Figure-13 Block Diagram in Partial Measurement mode .................................................................................................. 25

Figure-14 Power Mode Transition ..................................................................................................................................... 26

Figure-15 Segment Gain Compensation ........................................................................................................................... 28

Figure-16 Slave Mode ....................................................................................................................................................... 30

Figure-17 Read Sequence ................................................................................................................................................ 31

Figure-18 Write Sequence ................................................................................................................................................ 31

Figure-19 CRC Checking Diagram ................................................................................................................................... 39

Figure-20 IRQ and WarnOut Generation .......................................................................................................................... 40

Figure-21 Current Detection Register Latching Scheme .................................................................................................. 48

Figure-22 SPI Timing Diagram .......................................................................................................................................... 76

Figure-23 Power On Reset Timing (M90E32AS and MCU are Powered on Simultaneously) .......................................... 77

Figure-24 Power On Reset Timing in Normal & Partial Measurement Mode .................................................................... 77

Figure-25 Zero-Crossing Timing Diagram (per phase) ..................................................................................................... 78

Figure-26 Voltage Sag and Phase Loss Timing Diagram ................................................................................................. 79

List of Figures

ATM90E32AS-AU-R Datasheet(PDF) 6 Page - ATMEL Corporation

ATM90E32AS-AU-R Datasheet(HTML) 6 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL