 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
NRF9160-SICA-R7 Datasheet(PDF) 224 Page - Nordic Semiconductor |
|
|
|||||||||||||||||||||||||||||
NRF9160-SICA-R7 Datasheet(HTML) 224 Page - Nordic Semiconductor |
|
|
224 / 400 page  Peripherals Symbol Description Min. Typ. Max. Units tACQ,200k Acquisition time (configurable), source Resistance <= 200kOhm 15 µs tACQ,400k Acquisition time (configurable), source Resistance <= 400kOhm 20 µs tACQ,800k Acquisition time (configurable), source Resistance <= 800kOhm 40 µs tCONV Conversion time <2 µs EG1/6 Errorb for Gain = 1/6 -3 3 % EG1/4 Errorb for Gain = 1/4 -3 3 % EG1/2 Errorb for Gain = 1/2 -3 4 % EG1 Errorb for Gain = 1 -3 4 % CSAMPLE Sample and hold capacitance at maximum gain13 2.5 pF RINPUT Input resistance >1 MΩ ENOB Effective number of bits, differential mode, 12-bit resolution, 1/1 gain, 3 µs acquisition time, HFXO, 200 ksps 9 Bit SNDR Peak signal to noise and distortion ratio, differential mode, 12-bit resolution, 1/1 gain, 3 µs acquisition time, HFXO, 200 ksps 56 dB SFDR Spurious free dynamic range, differential mode, 12-bit resolution, 1/1 gain, 3 µs acquisition time, HFXO, 200 ksps 70 dBc RLADDER Ladder resistance 160 kΩ 6.12.12 Performance factors Clock jitter, affecting sample timing accuracy, and circuit noise can affect ADC performance. Jitter can be between START tasks or from START task to acquisition. START timer accuracy and startup times of regulators and references will contribute to variability. Sources of circuit noise may include CPU activity and the DC/DC regulator. Best ADC performance is achieved using START timing based on the TIMER module, HFXO clock source, and Constant Latency mode. 6.13 SPIM — Serial peripheral interface master with EasyDMA The SPI master can communicate with multiple slaves using individual chip select signals for each of the slave devices attached to a bus. Listed here are the main features for the SPIM • SPI mode 0-3 • EasyDMA direct transfer to/from RAM for both SPI Slave and SPI Master • Individual selection of IO pin for each SPI signal b Does not include temperature drift 13 Maximum gain corresponds to highest capacitance. 4418_1315 v2.0 224 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
