NRF9160-SICA-R7 datasheet(225/400 Pages) NORDIC

225 / 400 page

Peripherals

MISO

MOSI

RXD-1

TXD+1

EasyDMA

RXD.PTR

TXD.PTR

buffer[0]

buffer[1]

buffer[RXD.MAX-1]

RAM

buffer[0]

buffer[1]

buffer[TXD.MAX-1]

PSEL.MOSI

GPIO

PSEL.MISO

PSEL.SCK

SCK

SPIM

TXD buffer

RXD buffer

Figure 72: SPIM — SPI master with EasyDMA

The SPIM does not implement support for chip select directly. Therefore, the CPU must use available

GPIOs to select the correct slave and control this independently of the SPI master. The SPIM supports SPI

modes 0 through 3. The CONFIG register allows setting CPOL and CPHA appropriately.

Mode

Clock polarity

Clock phase

CPOL

CPHA

SPI_MODE0

0 (Active High)

0 (Leading)

SPI_MODE1

0 (Active High)

1 (Trailing)

SPI_MODE2

1 (Active Low)

0 (Leading)

SPI_MODE3

1 (Active Low)

1 (Trailing)

Table 70: SPI modes

6.13.1 SPI master transaction sequence

An SPI master transaction consists of a sequence started by the START task followed by a number of

events, and finally the STOP task.

An SPI master transaction is started by triggering the START task. The ENDTX event will be generated when

the transmitter has transmitted all bytes in the TXD buffer as specified in the TXD.MAXCNT register. The

ENDRX event will be generated when the receiver has filled the RXD buffer, i.e. received the last possible

byte as specified in the RXD.MAXCNT register.

Following a START task, the SPI master will generate an END event when both ENDRX and ENDTX have

been generated.

The SPI master is stopped by triggering the STOP task. A STOPPED event is generated when the SPI master

has stopped.

If the ENDRX event has not already been generated when the SPI master has come to a stop, the SPI

master will generate the ENDRX event explicitly even though the RX buffer is not full.

4418_1315 v2.0

225

NRF9160-SICA-R7 Datasheet(PDF) 225 Page - Nordic Semiconductor

NRF9160-SICA-R7 Datasheet(HTML) 225 Page - Nordic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL