Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

HC705RC17GRS/D Datasheet(PDF) 52 Page - NXP Semiconductors

Part # HC705RC17GRS/D
Description  The MC68HC705RC17 is a general-purpose, low-cost addition to the M68HC05 Family of microcontroller units (MCUs) and is suitable for remote control applications.
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705RC17GRS/D Datasheet(HTML) 52 Page - NXP Semiconductors

Back Button HC705RC17GRS/D Datasheet HTML 48Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 49Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 50Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 51Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 52Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 53Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 54Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 55Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 56Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 126 page
background image
Low-Power Modes
General Release Specification
MC68HC705RC17 — Rev. 2.0
Low-Power Modes
Figure 6-1. Stop Recovery Timing Diagram
NOTE:
The EIMSK bit of the carrier modulator transmitter MCSR (modulator
control and status register) is not cleared automatically by the execution
of a STOP instruction. Care should be taken to clear this bit before
entering stop mode.
6.4 Wait Mode
The WAIT instruction places the MCU in a low power-consumption
mode, but wait mode consumes more power than stop mode. All CPU
action is suspended, but the core timer, the oscillator, and any enabled
module remain active. Any interrupt or reset will cause the MCU to exit
wait mode. The user must shut off subsystems to reduce power
consumption. Wait current specifications assume CPU operation only
and do not include current consumption by any other subsystems.
3FFE
3FFE
3FFE
3FFE
3FFF
INTERNAL
ADDRESS
BUS
INTERNAL
CLOCK
IRQ3
IRQ2
RESET
OSC11
t
ILCH
4064 t
CYC
RESET OR INTERRUPT
VECTOR FETCH
t
LIH
t
RL
NOTES:
1. Represents the internal gating of the OSC1 pin
2. IRQ pin edge-sensitive mask option
3. IRQ pin level and edge-sensitive mask option
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com