Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HC705RC17GRS/D Datasheet(PDF) 86 Page - NXP Semiconductors

Part # HC705RC17GRS/D
Description  The MC68HC705RC17 is a general-purpose, low-cost addition to the M68HC05 Family of microcontroller units (MCUs) and is suitable for remote control applications.
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705RC17GRS/D Datasheet(HTML) 86 Page - NXP Semiconductors

Back Button HC705RC17GRS/D Datasheet HTML 82Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 83Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 84Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 85Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 86Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 87Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 88Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 89Page - NXP Semiconductors HC705RC17GRS/D Datasheet HTML 90Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 126 page
background image
Phase-Locked Loop (PLL) Synthesizer
General Release Specification
MC68HC705RC17 — Rev. 2.0
Phase-Locked Loop (PLL) Synthesizer
PLLON — PLL On
This bit activates the synthesizer circuit without connecting it to the
control circuit. This allows the synthesizer to stabilize before it can
drive the CPU clocks. When this bit is cleared, the PLL is shut off and
the BCS bit cannot be set. (Setting the BCS bit would engage the
disabled PLL onto the bus). Reset sets this bit.
NOTE:
For minimum current consumption, disable the PLL module before
entering wait mode.
NOTE:
The PLLON bit should not be cleared unless the BCS bit has been
cleared on a previous write to the register.
VCOTST — VCO Test
NOTE:
This bit is intended for use by Motorola. This bit cannot be cleared in user
mode.
PS1 and PS0 — PLL Synthesizer Speed Select
These two bits select one of four taps from the PLL to drive the CPU
clocks. These bits are used in conjunction with PLLON and BCS bits
in the PLL control register. Reset clears PS1 and sets PS0, choosing
a bus clock frequency of 524 kHz using an external crystal of
32.768 kHz.
CAUTION:
This bit should not be modified if BCS and PLLON in the PLLCR are both
at a logic high.
Table 10-1. PS1 and PS0 Speed Selects
with 32.768-kHz Crystal
PS1
PS0
CPU Bus Clock
Frequency (fOP)
0
0
524 kHz
0
1
1.049 MHz
Reset Condition
1
0
2.097 MHz
For 3.0 V
≤ V
DD ≤ 5.5 V
1
1
4.194 MHz
Do Not Select
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com