| Electronic Components Datasheet Search |
|
HC705RC17GRS/D Datasheet(PDF) 95 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705RC17GRS/D Datasheet(HTML) 95 Page - NXP Semiconductors |
|
95 / 126 page ![]() EPROM Bootloader MC68HC705RC17 — Rev. 3.0 General Release Specification EPROM IRQ — IRQ sensitivity 1 = This bit selects the edge- and level-sensitive IRQ. 0 = IRQ is edge-only sensitive. STOP — STOP Enable 1 = This bit enables the STOP instruction. 0 = A STOP instruction is equivalent to a WAIT instruction. COP — COP Enable 1 = This bit enables the COP watchdog timer. 0 = The COP is disabled. NOTE: The port B keyscan interrupt sensitivity will match that of the IRQ sensitivity. (See 4.7 External Interrupt (IRQ/Port B Keyscan) for more information.) Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |