| Electronic Components Datasheet Search |
|
HC705CT4GRS/D Datasheet(PDF) 48 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705CT4GRS/D Datasheet(HTML) 48 Page - NXP Semiconductors |
|
48 / 152 page ![]() Resets General Release Specification MC68HC705CT4 — Rev. 2.0 48 Resets MOTOROLA 5.4.2.5 COP Register The COP register is shared with the MSB of an unimplemented user interrupt vector as shown in Figure 5-3. Reading this location returns whatever user data has been programmed at this location. Writing a zero to the COPR bit in this location clears the COP watchdog timer. 5.4.3 Illegal Address An illegal address reset is generated when the CPU attempts to fetch an instruction from either unimplemented address space ($0130 to $0AFF) or I/O address space ($0000 to $002F). Table 5-1. COP Watchdog Timer Recommendations IF the following conditions exist: THEN the COP Watchdog Timer should be: WAIT Time WAIT Time less than COP Timeout Enable or Disable COP by Mask Option WAIT Time More than COP Timeout Disable COP by Mask Option Any length WAIT Time Disable COP by Mask Option Addr Register Name Bit 7 654321 Bit 0 $1FF0 Unimplemented Vector and COP Watchdog Timer Read: XXXXXXXX Write: COPR = Unimplemented Figure 5-3. COP Watchdog Timer Location Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |