HC705CT4GRSSLASHD datasheet(82/152 Pages) NXP

82 / 152 page

Core Timer

General Release Specification

MC68HC705CT4 — Rev. 2.0

Core Timer

MOTOROLA

TOFC — Timer Overflow Flag Clear

When a logic 1 is written to this bit, CTOF is cleared. Writing a logic 0

has no effect on the CTOF bit. This bit always reads as zero.

RTFC — Real-Time Interrupt Flag Clear

When a logic 1 is written to this bit, RTIF is cleared. Writing a logic 0

has no effect on the RTIF bit. This bit always reads as zero.

RT1 and RT0 — Real-Time Interrupt Rate Select

These two bits select one of four taps from the real-time interrupt

circuit. See Table 10-2. Reset sets these two bits, which selects the

slowest periodic rate and gives the maximum time in which to alter

these bits if necessary. Care should be taken when altering RT0 and

RT1 if the timeout period is imminent or uncertain. If the selected tap

is modified during a cycle in which the counter is switching, an RTIF

could be missed or an additional one could be generated. To avoid

problems, the COP should be cleared before changing RTI taps.

Table 10-1.

Table 10-2RTI and COP Rates at 2.048 MHz

RTI Rate

2.048 MHz

RT1

and RT0

Minimum COP Rates

2.048 MHz

8 ms

214/E

(217–214)/E

56 ms

16 ms

215/E

(218–215)/E

112 ms

32 ms

216/E

(219–216)/E

224 ms

64 ms

217/E

(220–217)/E

448 ms

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705CT4GRS/D Datasheet(PDF) 82 Page - NXP Semiconductors

HC705CT4GRS/D Datasheet(HTML) 82 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL