MSP430F14X datasheet(26/83 Pages) TI

26 / 83 page

MSP430F149, MSP430F148, MSP430F147

MSP430F1491, MSP430F1481, MSP430F1471

MSP430F135, MSP430F133

SLAS272H – JULY 2000 – REVISED MAY 2018

www.ti.com

Submit Documentation Feedback

Product Folder Links: MSP430F149 MSP430F148 MSP430F147 MSP430F1491 MSP430F1481 MSP430F1471

MSP430F135 MSP430F133

Specifications

(1)

The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

(2)

Applies only when using an external logic-level clock source. Not applicable when using a crystal or resonator.

5.20 Crystal Oscillator, LFXT1

over recommended operating supply voltage and free-air temperature (unless otherwise noted)

(1)

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

UNIT

CXIN

Integrated input capacitance

XTS = 0, LF oscillator selected

2.2 V, 3 V

XTS = 1, XT1 oscillator selected

CXOUT

Integrated output capacitance

XTS = 0, LF oscillator selected

2.2 V, 3 V

XTS = 1, XT1 oscillator selected

VIL

Low-level input voltage at XIN(2)

2.2 V, 3 V

VSS

0.2 × VCC

VIH

High-level input voltage at XIN(2)

2.2 V, 3 V

0.8 x VCC

VCC

(1)

The oscillator needs capacitors at both terminals, with values specified by the crystal manufacturer.

(2)

Applies only when using an external logic-level clock source. Not applicable when using a crystal or resonator.

5.21 Crystal Oscillator, XT2

over recommended operating supply voltage and free-air temperature (unless otherwise noted)

(1)

PARAMETER

VCC

MIN

TYP

MAX

UNIT

CXT2IN

Input capacitance

2.2 V, 3 V

CXT2OUT

Output capacitance

2.2 V, 3 V

VIL

Low-level input voltage at XT2IN(2)

2.2 V, 3 V

VSS

0.2 × VCC

VIH

High-level input voltage at XT2IN(2)

2.2 V, 3 V

0.8 x VCC

VCC

(1)

The signal applied to the USART0 USART1 receive terminal (URXD0 or URXD1) must meet the timing requirements of t(τ) to ensure

that the URXS flip-flop is set. The URXS flip-flop is set with negative pulses meeting the minimum timing condition of t(τ). The operating

conditions to set the flag must be met independently from this timing constraint. The deglitch circuitry is active only on negative

transitions on the URXD0 or URXD1 line.

5.22 USART0, USART1

over recommended operating supply voltage and free-air temperature (unless otherwise noted)

PARAMETER

VCC

MIN

TYP

MAX

UNIT

t(τ)

USART0 or USART1 deglitch time(1)

2.2 V

200

430

800

3 V

150

280

500

MSP430F14X Datasheet(PDF) 26 Page - Texas Instruments

MSP430F14X Datasheet(HTML) 26 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83

Datasheet Download

Link URL