| Electronic Components Datasheet Search |
|
TSC2004 Datasheet(PDF) 26 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TSC2004 Datasheet(HTML) 26 Page - Texas Instruments |
|
26 / 62 page ![]() www.ti.com DIGITAL INTERFACE ADDRESS BYTE I CWrite-AddressingByte 2 AD1 1 0 0 1 0 AD0 0 A I CRead-AddressingByte 2 AD1 S/Sr 1 0 0 1 0 AD0 1 A STARTor RepeatedSTART ACK S/Sr STARTor RepeatedSTART ACK FromMastertoSlave A=Acknowledge(SDALOW) S=STARTCondition Sr=RepeatedSTARTCondition FromSlavetoMaster CONTROL BYTE TSC2004 SBAS408E – JUNE 2007 – REVISED MARCH 2008 The TSC2004 has a 7-bit slave address word. The first five bits (MSBs) of the slave address are factory-preset to comply with the I2C standard for A/D converters and are always set at '10010'. The logic state of the address input pins (AD1-AD0) determine the two LSBs of the device address to activate communication. Therefore, a maximum of four devices with the same preset code can be connected on the same bus at one time. The AD1-AD0 address inputs are only read during a power-up of the device, and should be connected to a digital supply (I/OVDD), or digital ground (DGND). The slave address is latched into the TSC2004 on the falling edge of SCL after the read/write bit has been received by the slave. The last bit of the address byte (R/W) defines the operation to be performed. When set to a '1', a read operation is selected; when set to a ‘0’, a write operation is selected. Following the START condition, the TSC2004 monitors the SDA bus, checking the device type identifier being transmitted. Upon receiving the '10010' code, the appropriate device select bits, and the R/W bit, the slave device outputs an acknowledge signal on the SDA line. Table 4. I2C Slave Address Byte MSB LSB D7 D6 D5 D4 D3 D2 D1 D0 1 0 0 1 0 AD1 AD0 R/W Bit D0: R/W 1: I2C master read from TSC (I2C read addressing). 0: I2C master write to TSC (I2C write addressing). Figure 34. I2C Bus Addressing (Slave Address Byte Format) Table 5. Control Byte Format: Start a Conversion and Mode Setting MSB LSB D7 D6 D5 D4 D3 D2 D1 D0 1 C3 C2 C1 C0 RM SWRST STS (Control Byte 1) 0 Reserved A3 A2 A1 A0 PND0 R/W (Control Byte 0) (Write '0') 26 Submit Documentation Feedback Copyright © 2007–2008, Texas Instruments Incorporated Product Folder Link(s): TSC2004 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |