| Electronic Components Datasheet Search |
|
R5F526TACDFM Datasheet(PDF) 60 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F526TACDFM Datasheet(HTML) 60 Page - Renesas Technology Corp |
|
60 / 142 page ![]() R01DS0407EJ0120 Rev.1.20 Page 60 of 142 Oct 31, 2024 RX26T Group 2. Electrical Characteristics 2. Electrical Characteristics 2.1 Absolute Maximum Ratings Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded. Note 1. Insert capacitors with good frequency characteristics between each power supply pin and the ground. Specifically, place capacitors with a value around 0.1 µF as close as possible to every power supply pin, and use the shortest and thickest possible traces. 2.2 Recommended operating conditions Note 1. Comply with the following voltage condition: VCC ≤ AVCC0 = AVCC1 = AVCC2 Note 2. When not using any of the12-bit A/D converter (unit 0 to 2), 12-bit D/A converter, comparator C, or temperature sensor, connect AVCC0, AVCC1, and AVCC2 to VCC, and AVSS0, AVSS1, and AVSS2 to VSS, respectively. For details, refer to section 42.6.9, Voltage Range of Analog Power Supply Pins in the User’s Manual: Hardware. Note 1. Use a multilayer ceramic capacitor with a nominal capacitance of 0.47 µF, for which the sum of the capacitance tolerance and change in the capacitance under the usage conditions will be no greater than ±30%. Table 2.1 Absolute Maximum Rating Conditions: VSS = AVSS0 = AVSS1 = AVSS2 = 0V Item Symbol Value Unit Power supply voltage*1 VCC –0.3 to +6.5 V Analog power supply voltage*1 AVCC0, AVCC1, AVCC2 –0.3 to +6.5 V Input voltage PB1 and PB2 (Ports for 5 V tolerant) Vin –0.3 to +6.5 V P40 to P47, P50 to P55, and P60 to P65 –0.3 to AVCC2 + 0.3 (up to 6.5) Other than above –0.3 to VCC + 0.3 (up to 6.5) Junction temperature Tj –40 to +125 °C Storage temperature Tstg –55 to +125 °C Table 2.2 Recommended operating conditions (1) Item Symbol Min. Typ. Max. Unit Power supply voltage VCC*1 2.7 — 5.5 V VSS — 0 — Analog power supply voltage*2 AVCC0, AVCC1, AVCC2*1 3.0 — 5.5 V AVSS0, AVSS1, AVSS2 —0 — Input voltage PB1, PB2 (Ports for 5 V tolerant) Vin –0.3 — 5.8 V P40 to P47, P50 to P55, and P60 to P65 –0.3 — AVCC2 + 0.3 Other than above –0.3 — VCC + 0.3 Operating temperature D version Topr –40 — 85 °C G version –40 — 105 Junction temperature D version Tj –40 — 105 °C G version –40 — 125 Table 2.3 Recommended operating conditions (2) Item Symbol Value Decoupling capacitance for stabilizing the internal voltage CVCL 0.47 µF ± 30%*1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |