| Electronic Components Datasheet Search |
|
R5F526TACDFM Datasheet(PDF) 63 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F526TACDFM Datasheet(HTML) 63 Page - Renesas Technology Corp |
|
63 / 142 page ![]() R01DS0407EJ0120 Rev.1.20 Page 63 of 142 Oct 31, 2024 RX26T Group 2. Electrical Characteristics Note 1. Supply current values are measured when all output pins are unloaded and all input pull-up resistors are disabled. Note 2. Peripheral module clocks are supplied. This does not include operations as BGO (background operations). Note 3. ICC depends on f (ICLK) as follows. • D version product ICC Max. = 0.417 × f + 16 (full operation in normal operating mode) ICC Typ. = 0.144 × f + 5 (normal operation in normal operating mode) ICC Max. = 0.167 × f + 16 (sleep mode) • G version product ICC Max. = 0.433 × f + 22 (full operation in normal operating mode) ICC Typ. = 0.144 × f + 5 (normal operation in normal operating mode) ICC Max. = 0.183 × f + 22 (sleep mode) Note 4. This does not include operations as BGO (background operations). Whether the peripheral module clocks are supplied or stopped is controlled only by the bit settings in the module stop control registers A to D. Note 5. When peripheral module clocks are stopped, each clock frequency is set for division by 64, and the frequencies of FCLK, PCLKA, PCLKB, PCLKC, and PCLKD are the same. Note 6. This is an increase caused by program/erase operation to the code flash memory or data flash memory during executing the user program. Table 2.6 DC Characteristics (3) (Products with 64 Kbytes of RAM) Conditions: VCC = 2.7 to 5.5 V, AVCC0 = AVCC1 = AVCC2 = 3.0 to 5.5 V, VSS = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr Item Symbol D version G version Unit Test Conditions Typ. Max. Typ. Max. Supply current*1 Full operation*2 ICC*3 — 66 — 74 mA ICLK = 120 MHz PCLKA = 120 MHz PCLKB = 60 MHz PCLKC = 120 MHz PCLKD = 60 MHz FCLK = 60 MHz Normal operation Peripheral module clocks are supplied*4 22 — 22 — Peripheral module clocks are stopped*4, *5 11 — 11 — CoreMark Peripheral module clocks are stopped*4, *5 18 — 18 — Sleep mode: Peripheral module clocks are supplied*4 18 36 18 44 All module clock stop mode (reference value) 8.1 22 8.1 29 Increase current by BGO operation*6 16 — 16 — Increase current by operating Trusted Secure IP 4.3 5.2 4.3 5.2 Software standby mode 0.9 8 0.9 13 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |