Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F526TACDFM Datasheet(PDF) 112 Page - Renesas Technology Corp

Part # R5F526TACDFM
Description  Renesas MCUs
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F526TACDFM Datasheet(HTML) 112 Page - Renesas Technology Corp

Back Button R5F526TACDFM Datasheet HTML 108Page - Renesas Technology Corp R5F526TACDFM Datasheet HTML 109Page - Renesas Technology Corp R5F526TACDFM Datasheet HTML 110Page - Renesas Technology Corp R5F526TACDFM Datasheet HTML 111Page - Renesas Technology Corp R5F526TACDFM Datasheet HTML 112Page - Renesas Technology Corp R5F526TACDFM Datasheet HTML 113Page - Renesas Technology Corp R5F526TACDFM Datasheet HTML 114Page - Renesas Technology Corp R5F526TACDFM Datasheet HTML 115Page - Renesas Technology Corp R5F526TACDFM Datasheet HTML 116Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 142 page
background image
R01DS0407EJ0120 Rev.1.20
Page 112 of 142
Oct 31, 2024
RX26T Group
2. Electrical Characteristics
2.4.5.14
RI3C
Note 1. This is approximately equal to tLOWmin + tDS_ODmin + trDA_ODtyp + tSU_ODmin.
Note 2. The controller may use a shorter low period if it knows that this is safe, i.e., that SDA is already above VIH.
Note 3. On a legacy bus where I2C devices need to see start, the tCAS Min value is further constrained.
Note 4. Targets that do not support the optional ENTASx CCCs shall use the tCAS Max value shown for ENTAS3
Note 5. On a mixed bus with Fm legacy I2C devices, tAVAL is 300 ns shorter than the Fm bus free condition time (tBUF)
Figure 2.68
RI3C Start Condition Timing
Table 2.40
RI3C Timing (Open Drain Timing Parameters)
Conditions: VCC = AVCC0 = AVCC1 = AVCC2 = 3.0 to 3.6 V,
VSS = AVSS0 = AVSS1 = AVSS2 = 0 V, Ta = Topr,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz
Item
Symbol
Min.
Typ.
Max.
Unit
Test
Conditions
SCL clock low period
tLOW_OD
200*1, *2
—
—
ns
Figure 2.68
tDIG_OD_L
tLOW_ODmin +
tfDA_ODmin
——
SDA signal fall time
tfDA_OD
tCF
—
33
ns
Figure 2.68
SDA data setup time open drain mode
tSU_OD
3*1
—
—
ns
Figure 2.68,
Figure 2.69
Clock after START (S) condition
tCAS
38.4 ns*3
—
For ENTAS0: 1 µs
—
Figure 2.68
—
For ENTAS1: 100 µs
—
For ENTAS2: 2 ms
—
For ENTAS3: 50 ms*4
Clock before STOP (P) condition
tCBP
tCASmin/2
—
—
sec
Figure 2.70
Current controller to secondary controller
overlap time during handoff
tCRHPOverlap
tDIG_OD_Lmin
—
—
ns
Figure 2.71
Bus available condition
tAVAL
1*5
——
µs
Bus idle condition
tIDLE
1—
—
ms
Time internal where new controller not
driving SDA low
tNEWCRLock
tAVALmin
—
—
µs
Figure 2.71
SDA
SCL
0.7 × VCC
0.3 × VCC
0.7 × VCC
0.3 × VCC
tf DA_OD
tDS_OD
tSU_OD
tr DA_OD
tCAS
tCF
tLOW_OD
tCR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com