PSD511B1 datasheet(65/153 Pages) STMICROELECTRONICS

65 / 153 page

PSD5XX Family

Power

Management

Unit

(Cont.)

Port Configuration

Pin Status

I/O Port

Unchanged

ZPLD Output

Depend on Inputs to the ZPLD

Address Out

Undefined

Data Port

Tri-stated

Special Function Out

Depending on Status of Clock Input

Peripheral I/O

Tri-stated

Table 20. I/O Pin Status During Power Down And Sleep Mode

t Input Clock

The PSD5XX provides the option to turn off the clock inputs to save AC power

consumption. The clock input (CLKIN) is used as a source for driving the following

modules:

t ZPLD Array Clock Input

t ZPLD MacroCell Clock Flip Flop

t APD Counter Clock

t Counter/Timers Clock

During power down or if any of the modules are not being used the clock to these

modules should be disabled. To reduce AC power consumption, it is especially important

to disable the clock input to the ZPLDS array if it is not used as part of a logic equation.

The ZPLD Array Clock can be disabled by setting PMMR0 bit 5 (ZPLD ACLK). The ZPLD

MacroCell Clock Input can be disabled by setting PMMR0 bit 6 (ZPLD RCLK). The Timer

Clock can be disabled by setting PMMR0 bit 7 (TMR CLK). The APD Counter Clock

will be disabled automatically if Power Down or Sleep Mode is entered through the APD

unit. The input buffer of the CLKIN input will be disabled if bits 5 – 7 PMMR0 are set and

the APD has overflowed.

The Counter/Timers can operate in Sleep Mode if the TMR CLK bit is low, but the power

consumption will be based on the frequency of operation (CLKIN frequency).

NOTES: 1. Power Down does not affect the operation of the ZPLD. The ZPLD operation in this mode is based

only on the ZPLD_Turbo Bit.

2. In Sleep Mode any input to the ZPLD will have a propagation delay of tLVDV2.

3. PLD recovery time to normal operation after exiting Sleep Mode. An input to the ZPLD during the

transition will have a propagation delay time of tLVDV3.

PLD

Access

Propagation

Recovery

Time

Recovery

Delay

Time To

Normal

Operation

Access

Power Down

Normal t PD

No Access

t LVDV

(Note 1)

Sleep

t LVDV2

t LVDV3

No Access

t LVDV1

(Note 2)

(Note 3)

Summary of PSD5XX Timing and Standby Current During Power Down

and Sleep Modes

PSD511B1 Datasheet(PDF) 65 Page - STMicroelectronics

PSD511B1 Datasheet(HTML) 65 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL