| Electronic Components Datasheet Search |
|
ST7265X Datasheet(PDF) 31 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7265X Datasheet(HTML) 31 Page - STMicroelectronics |
|
31 / 166 page ![]() ST7265x 31/166 RESET SEQUENCE MANAGER (Cont’d) In stand-alone mode, the 512 CPU clock cycle de- lay allows the oscillator to stabilize and ensures that recovery has taken place from the Reset state. In USB mode the delay is 256 clock cycles count- ed from when the PLL LOCK signal goes high. The RESET vector fetch phase duration is 2 clock cycles. Figure 20. Reset Delay in Stand-alone Mode Figure 21. Reset Delay in USB Mode Note: For a description of Stand-alone mode and USB mode refer to Section 6.4. 512 x tCPU(STAND-ALONE) RESET FETCH VECTOR DELAY FETCH VECTOR 256 x tCPU(STAND-ALONE) 256 x tCPU(USB) PLL Startup RESET time (undefined) DELAY 400 µs typ. 1 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |