Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

68HC05CL48 Datasheet(PDF) 66 Page - Motorola, Inc

Part # 68HC05CL48
Description  SPECIFICATION (General Release)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC05CL48 Datasheet(HTML) 66 Page - Motorola, Inc

Back Button 68HC05CL48 Datasheet HTML 62Page - Motorola, Inc 68HC05CL48 Datasheet HTML 63Page - Motorola, Inc 68HC05CL48 Datasheet HTML 64Page - Motorola, Inc 68HC05CL48 Datasheet HTML 65Page - Motorola, Inc 68HC05CL48 Datasheet HTML 66Page - Motorola, Inc 68HC05CL48 Datasheet HTML 67Page - Motorola, Inc 68HC05CL48 Datasheet HTML 68Page - Motorola, Inc 68HC05CL48 Datasheet HTML 69Page - Motorola, Inc 68HC05CL48 Datasheet HTML 70Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 145 page
background image
GENERAL RELEASE SPECIFICATION
June 11, 1997
MOTOROLA
TIMER
MC68HC05CL48
8-14
REV 2.0
The counter alternate register at address $1B and $1C contains the same value
as the free-running counter (at address $19 and $1A); therefore, this alternate
register can be read at any time without affecting the timer overflow flag in the
timer status register.
8.1.6 Timer Pin Configuration Register (TIMCONF)
The timer pin configuration register is a read/write register, this is used to control
PTC[6:7] pin function.
CONF7- Pin configuration 7
1 =
Configures PTC7 as timer input capture pin.
0 =
PTC7 used as normal I/O port pin.
CONF6- Pin configuration 6
1 =
Configures PTC6 as timer input capture pin.
0 =
PTC6 used as normal I/O port pin.
8.1.7 Operation During Low Power Mode
During the wait and stop modes, the timer stops and holds at its current state,
retaining all data, and resumes operation from this point when external interrupt
(IRQ), or internal interrupt is received.
8.2
CORE TIMER
The MC68HC05CL48 Core Timer (or Ctimer) for is a 15-stage multi-functional
ripple counter. The features include Timer Over Flow, Power-On Reset (POR),
Real Time Interrupt, and COP Watchdog Timer.
As seen in Figure 8-6, the Timer is driven by the internal bus clock divided by four
with a fixed prescaler. This signal drives an 8-bit ripple counter. The value of this
8-bit ripple counter can be read by the CPU at any time by accessing the Ctimer
Counter Register (CTCR) at address $09. A timer overflow function is
implemented on the last stage of this counter, giving a possible interrupt at the
rate of E/1024. One additional stages produce the POR function at E/2064. The
Timer Counter Bypass circuitry (available only in Test Mode) is at this point in the
76543210
TIMCONF
$0006
READ
CONF7
CONF6
WRITE
RESET
0
0
UUUUU
0
U = UNAFFECTED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com