Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

68HC05CL48 Datasheet(PDF) 68 Page - Motorola, Inc

Part # 68HC05CL48
Description  SPECIFICATION (General Release)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC05CL48 Datasheet(HTML) 68 Page - Motorola, Inc

Back Button 68HC05CL48 Datasheet HTML 64Page - Motorola, Inc 68HC05CL48 Datasheet HTML 65Page - Motorola, Inc 68HC05CL48 Datasheet HTML 66Page - Motorola, Inc 68HC05CL48 Datasheet HTML 67Page - Motorola, Inc 68HC05CL48 Datasheet HTML 68Page - Motorola, Inc 68HC05CL48 Datasheet HTML 69Page - Motorola, Inc 68HC05CL48 Datasheet HTML 70Page - Motorola, Inc 68HC05CL48 Datasheet HTML 71Page - Motorola, Inc 68HC05CL48 Datasheet HTML 72Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 145 page
background image
GENERAL RELEASE SPECIFICATION
June 11, 1997
MOTOROLA
TIMER
MC68HC05CL48
8-16
REV 2.0
8.2.1 Computer Operating Properly (COP) Watchdog reset
The COP watchdog timer function is implemented on this device by using the
output of the RTI circuit and further dividing it by eight. The minimum COP reset
rates are listed in Table 8-1. If the COP circuit times out, an internal reset is
generated and the normal reset vector is fetched.
Preventing a COP time-out is done by writing a “0” to bit 0 of address $FFF0. This
location is shared with User ROM byte. And reading this location will return the
User ROM data. When the COP is cleared, only the final divide by eight stage
(output of the RTI) is cleared. If the COP (Computer Operating Properly)
Watchdog Timer circuit times out, an internal reset is generated and the reset
vector is fetched.
This function is software selectable by setting the COP bit in the Option Register.
The COP bit is set after reset, i.e. the COP function is defaulted. The COP
function can be disable by writing a ‘0’ to this bit.
NOTE
COP is located at bit 6 of the Option Register at $001F, which can
only be written once after reset.
8.2.2 Ctimer Control and Status Register (CTCSR)
The CTCSR contains the timer interrupt flag, the timer interrupt enable bits, and
the real time interrupt rate select bits.
CTOF - Core Timer Over Flow
This is a clearable, read-only status bit and is set when the 8-bit ripple counter
rolls over from $FF to $00.
1 =
No effect
0 =
Clearing the TOF
RTIF - Real Time Interrupt Flag
The Real Time Interrupt circuit consists of a three stage divider and a 1 of 4
selector. The clock frequency that drives the RTI circuit is E/213 with three
additional divider stages. This flag is a clearable, read-only status bit and is set
76543210
CTCSR
$0008
READ
CTOF
RTIF
CTOFE
RTIE
00
RT1
RT0
WRITE
RESET
00000011



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com