Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

68HC05CL48 Datasheet(PDF) 78 Page - Motorola, Inc

Part # 68HC05CL48
Description  SPECIFICATION (General Release)
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MOTOROLA [Motorola, Inc]
Direct Link  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

68HC05CL48 Datasheet(HTML) 78 Page - Motorola, Inc

Back Button 68HC05CL48 Datasheet HTML 74Page - Motorola, Inc 68HC05CL48 Datasheet HTML 75Page - Motorola, Inc 68HC05CL48 Datasheet HTML 76Page - Motorola, Inc 68HC05CL48 Datasheet HTML 77Page - Motorola, Inc 68HC05CL48 Datasheet HTML 78Page - Motorola, Inc 68HC05CL48 Datasheet HTML 79Page - Motorola, Inc 68HC05CL48 Datasheet HTML 80Page - Motorola, Inc 68HC05CL48 Datasheet HTML 81Page - Motorola, Inc 68HC05CL48 Datasheet HTML 82Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 145 page
background image
GENERAL RELEASE SPECIFICATION
June 11, 1997
MOTOROLA
SERIAL PERIPHERAL INTERFACE
MC68HC05CL48
9-6
REV 2.0
9.2.2 SPSR SPI Status Register
SPIF SPI Interrupt Request
SPIF is set after the eighth SCK cycle in a data transfer and it is cleared by
reading the SPSR register (with SPIF set) followed by an access (read or write)
to the SPI Data Register.
WCOL Write Collision Status Flag
This error status flag is used to indicate that a serial transfer was in progress
when the MCU tried to write new data into the SPDR data register. The MCU
write is disabled to avoid writing over the data being transmitted. No interrupt is
generated because the error status flag can be read upon completion of the
transfer that was in progress at the time of the error. This flag is automatically
cleared by a read of the SPSR (with WCOL set) followed by an access (read or
write) to the SPDR register.
MODFSPI Mode Error Interrupt Status Flag
This bit is set automatically by SPI hardware if the MSTR control bit is set to
one and the Slave Select input pin becomes zero. This condition is not
permitted in normal operation. This flag is automatically cleared by a read of
the SPSR (with MODF set) followed by a write to the SPCR register.
9.2.3 SPDR SPI Data Register
This 8-bit register is both the input and output register for SPI data. In the SPI
system the 8-bit data register in the master and the 8-bit data register in the slave
are linked by the MOSI and MISO wires to form a distributed 16-bit register. When
a data transfer operation is performed, this 16-bit register is serially shifted eight
bit positions by the SCK clock from the master so the data is effectively
76543210
SPSR
$0021
READ
SPIF
WCOL
0
MODF
0000
WRITE
RESET
00000000
76543210
SPDR
$0022
READ
SPD7
SPD6
SPD5
SPD4
SPD3
SPD2
SPD1
SPD0
WRITE
RESET
UUUUUUUU



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com