68HC05CL48 datasheet(70/145 Pages) MOTOROLA

70 / 145 page

GENERAL RELEASE SPECIFICATION

June 11, 1997

MOTOROLA

TIMER

MC68HC05CL48

8-18

REV 2.0

The power-on cycle clears the entire counter chain and begins clocking the

counter. After 2016 cycles, the power-on reset circuit is released which again

clears the counter chain and allows the device to come out of reset. At this point, if

RESET is not asserted, the timer will start counting up from zero and normal

device operation will begin. When RESET is asserted any time during operation

(other than POR), the counter chain will be cleared.

8.2.4 Operation During Low Power Mode

The timer is cleared when going into STOP mode. When STOP is exited by an

external interrupt or an external RESET, the internal oscillator will resume,

followed by 2016 cycles internal processor stabilization delay. The timer is then

cleared and operation resumes.

The CPU clock halts during the WAIT mode, but the timer remains active. If the

interrupts are enabled, the timer interrupt will cause the processor to exit the WAIT

mode.

76543210

CTCR

$0009

READ

CT7

CT6

CT5

CT4

CT3

CT2

CT1

CT0

WRITE

RESET

00000000

Table 8-1. RTI and COP Rates at 1.8MHz Bus Frequency

BUS FREQUENCY = 1.8 MHz

RT1:RT0

Div. Ratio

RTI Rate

COP Rate (RTIx7)

214

9.1 ms

63.7 ms

215

18.2ms

127.4 ms

216

36.4 ms

254.8 ms

217

72.8 ms

509.6 ms

68HC05CL48 Datasheet(PDF) 70 Page - Motorola, Inc

68HC05CL48 Datasheet(HTML) 70 Page - Motorola, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL