| Electronic Components Datasheet Search |
|
68HC05CL48 Datasheet(PDF) 90 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
68HC05CL48 Datasheet(HTML) 90 Page - Motorola, Inc |
|
90 / 145 page ![]() GENERAL RELEASE SPECIFICATION June 11, 1997 MOTOROLA CALLER-ID MC68HC05CL48 11-6 REV 2.0 Figure 11-7. 8-bit Caller ID Data Timing Diagram 11.7 CALLER-ID REGISTERS 11.7.1 Control/Status Register1 (CLCSR1) CDO, BIT0 Carrier Detect Override, when enabled by the CDOE bit in the CLCSR3 register, the carrier detect can be forced by writing a zero to this bit. On reset this bit is set to one. RDO, BIT1 Ring Detect Override, when enabled by RDOE in the CLCSR3 register, the ring detect can be forced by writing a zero to this bit. On reset this bit is set to one. CDIE, Bit4 (Carrier Detect Interrupt Enable) When set enables the carrier detect interrupt to be generated when a carrier is detected or forced by writing to CDO. 76543210 CLCSR1 $000A READ RDIF RDIE CDIF CDIE RDO CDO WRITE 0 0 RESET 0000 U U 11 Stop-bit = ‘1’ 8-bit word 8-bit word 8-bit word Bit-Serial Cooked Data Start-bit Stop-bit Stop-bit Start-bit Start-bit 1 Stop-bit 1 1 CDRF RDRF Cleared by CPU reading CDDR RDRF Cleared by CPU reading CDDR Mark-bits (0-10 bits) Mark-bits (0-10 bits) Mark-bit = ‘1’ Start-bit = ‘0’ |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |