Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

68HC705SB7 Datasheet(PDF) 36 Page - Freescale Semiconductor, Inc

Part # 68HC705SB7
Description  SPECIFICATION (General Release)
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC705SB7 Datasheet(HTML) 36 Page - Freescale Semiconductor, Inc

Back Button 68HC705SB7 Datasheet HTML 32Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 33Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 34Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 35Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 36Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 37Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 38Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 39Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 40Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 170 page
background image
GENERAL RELEASE SPECIFICATION
August 27, 1998
MOTOROLA
INTERRUPTS
MC68HC05SB7
4-6
REV 2.1
IRQE — External Interrupt Request Enable
This read/write bit enables external interrupts. Reset sets the IRQE bit.
1 =
External interrupt processing enabled.
0 =
External interrupt processing disabled.
VCOEN — VCO Enable
Please refer to section on System Clock.
LEVEL — External Interrupt Sensitivity
This bit makes the external interrupt inputs level-triggered as well as edge-trig-
gered.
1 =
IRQ/VPP pin negative edge-triggered and low level-triggered.
0 =
IRQ/VPP pin negative edge-triggered only.
IRQF — External Interrupt Request Flag
The IRQ flag is a clearable, read-only bit that is set when an external interrupt
request is pending. Reset clears the IRQF bit.
1 =
Interrupt request pending.
0 =
No interrupt request pending.
The following condition set the IRQ flag:
•
An external interrupt signal on the IRQ/VPP pin.
The following conditions clear the IRQ flag:
•
When the CPU fetches the interrupt vector.
•
When a logic “1” is written to the IRQR bit.
IRQR — Interrupt Request Reset
This write-only bit clears the IRQF flag bit and prevents redundant execution of
interrupt routines. Writing a logic one to IRQR clears the IRQF. Writing a logic
zero to IRQR has no effect. IRQR always reads as a logic zero. Reset has no
affect on IRQR.
1 =
Clear IRQF flag bit.
0 =
No effect.
4.5
CORE TIMER INTERRUPTS
The Core Timer can generate the following interrupts:
•
Timer overflow interrupt.
•
Real-time interrupt.
Setting the I bit in the condition code register disables Core Timer interrupts. The
controls and flags for these interrupts are in the Core Timer status and control reg-
ister (CTSCR) located at $0008.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com