Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

68HC705SB7 Datasheet(PDF) 86 Page - Freescale Semiconductor, Inc

Part # 68HC705SB7
Description  SPECIFICATION (General Release)
PDF  170 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

68HC705SB7 Datasheet(HTML) 86 Page - Freescale Semiconductor, Inc

Back Button 68HC705SB7 Datasheet HTML 82Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 83Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 84Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 85Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 86Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 87Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 88Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 89Page - Freescale Semiconductor, Inc 68HC705SB7 Datasheet HTML 90Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 170 page
background image
GENERAL RELEASE SPECIFICATION
August 27, 1998
MOTOROLA
SM-BUS
MC68HC05SB7
12-8
REV 2.1
SMUX — SM-Bus Channel Select
The SMUX bit selects the channel for SM-Bus communications.
1 =
Channel 1 (SDA1 and SCL1 pins) selected for SM-Bus.
0 =
Channel 0 (SDA0 and SCL0 pins) selected for SM-Bus.
12.5.4 SM-Bus Status Register (SMSR)
SMCF — SM-Bus Data Transfer Complete
This bit indicates when a byte of data is being transmitted. When this bit is set,
the SMIF is also set. An interrupt request to the CPU is generated if the SMIEN
bit is also set.
1 =
A byte transfer has been completed.
0 =
A byte is being transferred.
SMAAS — SM-Bus Addressed as Slave
This bit is set when its own specific address (SMADR) matches the calling
address. When this bit is set, the SMIF is also set. An interrupt request to the
CPU is generated if the SMIEN bit is also set. Then CPU needs to check the
SRW bit and set its SMTX bit accordingly. Writing to the SM-Bus Control Regis-
ter clears this bit.
1 =
Currently addressed as a slave.
0 =
Not addressed.
SMBB — SM-Bus Busy
This bit indicates the status of the bus. When a START signal is detected, the
SMBB is set. If a STOP signal is detected, it is cleared.
1 =
SM-Bus busy.
0 =
SM-Bus idle.
SMAL — SM-Bus Arbitration Lost
This bit is set by hardware when the arbitration procedure is lost during a mas-
ter transmission. When this bit is set, the SMIF is also set. An interrupt request
to the CPU is generated if the SMIEN bit is also set. This bit must be cleared by
software.
1 =
Lost arbitration in master mode.
0 =
No arbitration lost.
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
SMSR
R
SMCF
SMAAS
SMBB
SMAL
SRW
SMIF
RXAK
$0023
W
SMAL clr
SMIF clr
reset:
10000001



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com