| Electronic Components Datasheet Search |
|
ADSP-21469KBZ-ENG2 Datasheet(PDF) 33 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-21469KBZ-ENG2 Datasheet(HTML) 33 Page - Analog Devices |
|
33 / 56 page ![]() ADSP-21469/ADSP-21469W Preliminary Technical Data Rev. PrB | Page 33 of 56 | November 2008 Table 29. Link Ports – Transmit Parameter Min Max Unit Timing Requirements tSLACH LACK Setup Before LCLK High TBD TBD ns tHLACH LACK Hold After LCLK High TBD TBD ns Switching Characteristics TBD TBD tDLDCH Data Delay After LCLK High TBD TBD ns tHLDCH Data Hold After LCLK High TBD TBD ns tLCLKTWL LCLK Width Low TBD TBD ns tLCLKTWH LCLK Width High TBD TBD ns tDLACLK LCLK Low Delay After LACK High TBD TBD ns Figure 21. Link Ports—Transmit LCLK LDAT7-0 LACK (IN) THE tSLACH REQUIREMENT APPLIES TO THE RISING EDGE OF LCLK ONLY FOR THE FIRST BYTE TRANSMITTED. LASTBYTE TRANSMITTED FIRSTBYTE TRANSMITTED LCLK INACTIVE (HIGH) OUT tDLDCH tHLDCH tLCLKTWH tLCLKTWL tSLACH tHLACH tDLACLK |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |