 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ADSP-21469KBZ-ENG2 Datasheet(PDF) 49 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADSP-21469KBZ-ENG2 Datasheet(HTML) 49 Page - Analog Devices |
|
|
49 / 56 page  ADSP-21469/ADSP-21469W Preliminary Technical Data Rev. PrB | Page 49 of 56 | November 2008 JTAG Test Access Port and Emulation Table 46. JTAG Test Access Port and Emulation Parameter Min Max Unit Timing Requirements tTCK TCK Period TBD TBD ns tSTAP TDI, TMS Setup Before TCK High TBD TBD ns tHTAP TDI, TMS Hold After TCK High TBD TBD ns tSSYS 1 System Inputs Setup Before TCK High TBD TBD ns tHSYS 1 System Inputs Hold After TCK High TBD TBD ns tTRSTW TRST Pulse Width TBD TBD ns Switching Characteristics TBD TBD tDTDO TDO Delay from TCK Low TBD TBD ns tDSYS 2 System Outputs Delay After TCK Low TBD TBD ns 1 System Inputs = AD15–0, CLKCFG1–0, RESET, BOOTCFG1–0, DAI_Px, and FLAG3–0. 2 System Outputs = DAI_Px, AD15–0, AMI_RD, AMI_WR, FLAG3–0, CLKOUT, EMU, and ALE. Figure 38. IEEE 1149.1 JTAG Test Access Port TCK TMS TDI TDO SYSTEM INPUTS SYSTEM OUTPUTS tSTAP tTCK tHTAP tDTDO tSSYS tHSYS tDSYS |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
