ADSP-21469KBZ-ENG2 datasheet(47/56 Pages) AD

47 / 56 page

ADSP-21469/ADSP-21469W

Preliminary Technical Data

Rev. PrB

Page 47 of 56

November 2008

Universal Asynchronous Receiver-Transmitter

(UART) Port—Receive and Transmit Timing

Figure 36 describes UART port receive and transmit operations.

The maximum baud rate is PCLK/16 where PCLK = 1/tPCLK.

As shown in Figure 36 there is some latency between the gener-

ation of internal UART interrupts and the external data

operations. These latencies are negligible at the data transmis-

sion rates for the UART.

Table 44. UART Port

Parameter

Min

Max

Unit

Timing Requirement

tRXD

Incoming Data Pulse Width

TBD

Switching Characteristic

TBD

tTXD1

Outgoing Data Pulse Width

TBD

1 UART signals RXD and TXD are routed through DPI P14-1 pins using the SRU.

Figure 36. UART Port—Receive and Transmit Timing

DPI_P14

-1

[RXD]

DATA(5

-8)

INTERNAL

UART RECEIVE

INTERRUPT

UART RECEIVE BIT SET BY DATA STOP;

CLEARED BY FIFO READ

DPI_P14

-1

[TXD]

DATA(5

-8)

STOP(1

-2)

INTERNAL

UART TRANSMIT

INTERRUPT

UART TRANSMIT BIT SET BY PROGRAM;

CLEARED BY WRITE TO TRANSMIT

START

STOP

TRANSMIT

RECEIVE

tRXD

tTXD

ADSP-21469KBZ-ENG2 Datasheet(PDF) 47 Page - Analog Devices

ADSP-21469KBZ-ENG2 Datasheet(HTML) 47 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL