LAN9500AI datasheet(105/213 Pages) MICROCHIP

105 / 213 page

 2010 - 2015 Microchip Technology Inc.

DS00001875A-page 105

LAN950x

5.12.1.3

Remote Wake Generation

5.12.1.3.1

Wake On LAN Event or Energy DetecT

bit Control bits (Note 5-6) are implemented in the MAC’s Wakeup Control and Status Register (WUCSR) to control

Global Unicast Frame Wakeup, Magic Packet Wakeup, Wake Up Frame Detection Wakeup, Perfect DA Frame Wakeup,

and Broadcast Frame Wakeup: GUEN, MPEN, WUEN, PFDA_EN, and BCAST_EN, respectively. A composite signal,

depending on the state of these control bits and the associated event, is generated and propagated for further process-

ing, as discussed in the following text.

Note 5-6

(LAN9500A/LAN9500Ai ONLY):

The five specified control bits are supported.

(LAN9500/LAN9500i ONLY):

Only three control bits are supported - GUEN, MPEN, WUEN.

Two control bits are implemented in the PMT_CTRL SCSR: Wake-on-LAN enable (WOL_EN) and Energy Detect enable

(ED_EN). Depending on the state of these control bits, the logic will generate an internal wake event interrupt when the

MAC detects a wakeup event (Global Unicast Frame, Wakeup Frame, Magic Packet, Perfect Destination Address

Frame (Note 5-7), or Broadcast Frame (Note 5-7) - depending on the state of the aforementioned composite signal), or

a PHY interrupt is asserted (energy detect). Two Wakeup Status (WUPS) bits are implemented in the SCSR space.

These bits are set depending on the corresponding wake event. (See Section 7.3.8, "Power Management Control Reg-

ister (PMT_CTL)," on page 127 for further information). If a Wake-on-LAN event is detected, then further resolution on

the source of the event can be obtained by examining the Remote Wakeup Frame Received (WUFR), Magic Packet

Received (MPR), Perfect DA Frame Received (PFDA_FR) (Note 5-7), and Broadcast Frame Received (BCAST_FR)

(Note 5-7) status bits in the MAC’s Wakeup Control and Status Register (WUCSR).

Note:

The IME bit is in the Hardware Configuration Register (HW_CFG). General Purpose IO Configuration Reg-

ister (GPIO_CFG) and General Purpose IO Wake Enable and Polarity Register (GPIO_WAKE) must be set

accordingly. PHY Link Up Enable (PHY_LINKUP_EN) bit of the General Purpose IO Wake Enable and

Polarity Register (GPIO_WAKE) must be set if PHY Link Up is to cause wake event. Diagram does not

represent actual hardware implementation.

FIGURE 5-36:

DETAILED GPIOS 8-10 WAKE DETECTION LOGIC (LAN9500A/LAN9500AI)

Note:

The IME bit is in the Hardware Configuration Register (HW_CFG). LED General Purpose IO Configuration

must be set accordingly. Diagram does not represent actual hardware implementation.

GPIOn_INT clear

GPIOn

GPIOPOLn

Latch

GPDIRn

GPDn

GPCTLn[0]

GPIOWKn

GPIOn_DET

IME

GPCTLn[1]

LAN9500AI Datasheet(PDF) 105 Page - Microchip Technology

LAN9500AI Datasheet(HTML) 105 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL