LAN9500AI datasheet(123/213 Pages) MICROCHIP

123 / 213 page

 2010 - 2015 Microchip Technology Inc.

DS00001875A-page 123

LAN950x

10:9

RX Data Offset (RXDOFF)

This field controls the amount of offset, in bytes, that is added to the

beginning of an RX Data packet. The start of the valid data will be shifted by

the amount of bytes specified in this field. An offset of 0-3 bytes is a valid

number of offset bytes.

Note:

This register may not be modified after the RX datapath has been

enabled.

R/W

00b

Stall Bulk Out Pipe Disable (SBP)

This bit controls the operation of the Bulk Out pipe when the FCT detects the

loss of sync condition. Please refer to Section 5.4.2.5, "TX Error Detection"

for details.

0 = Stall the Bulk Out pipe when loss of sync detected.

1 = Do not stall the Bulk Out pipe when loss of sync detected.

R/W

Internal MII Visibility Enable (IME)

This register enables a subset of the MII interface to be visible on unused

pins when configured for the internal Ethernet PHY mode. The pins controlled

by the IME bit are comprised of the pins listed in Table 3-1, “MII Interface

Pins,” on page 12 and the nPHY_INT pin.

0 = The MII signals are not visible. The MII pins function as inputs.

1 = The MII signals are visible. The MII pins function as outputs.

Note 1: This register has no affect when using an external PHY.

2: The IME has priority over the GPIO_CFG register. When IME is

asserted, the pins CRS, MDC, MDIO, COL, TXD3, TXD2, TXD1,

and TXD0 can not be configured for GPIO operation.

Discard Errored Received Ethernet Frame (DRP)

This bit will cause errored Ethernet frames to be discarded when enabled.

0 = Do not discard errored Ethernet frames

1 = Discard errored Ethernet frames.

R/W

Multiple Ethernet Frames per USB Packet (MEF)

This bit enables the USB transmit direction to pack multiple Ethernet frames

per USB packet whenever possible.

0 = Support no more than one Ethernet frame per USB packet

1 = Support packing multiple Ethernet frames per USB packet

Note:

The URX supports this mode by default.

R/W

EEPROM Time-out Control (ETC)

This bit controls the length of time used by the EEPOM controller to detect

a time-out.

0 = Time-out occurs if no response received from EEPROM after 30 ms.

1 = Time-out occurs if no response received from EEPROM after 1.28 us.

R/W

Soft Lite Reset (LRST)

Writing 1 generates the lite software reset of the device.

A lite reset will not affect the UDC. Additionally, the contents of the EEPROM

will not be reloaded. This reset will not cause the USB PHY to be

disconnected. This bit clears after the reset sequence has completed.

PHY Select (PSEL)

This bit indicates whether an internal or external Ethernet PHY is being used.

0 = Internal Ethernet PHY is used.

1 = External Ethernet PHY is used.

Note 7-8

Bits

Description

Type

Default

LAN9500AI Datasheet(PDF) 123 Page - Microchip Technology

LAN9500AI Datasheet(HTML) 123 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL