LM98722CCMTSLASHNOPB datasheet(74/150 Pages) TI1

74 / 150 page

LM98722

SNAS487B – SEPTEMBER 2009 – REVISED MARCH 2015

www.ti.com

A summary and description of each of the modes and submodes is shown in Table 13.

Table 13. Mode and Submode Summary

MODE

SUB_MODE

Page 0, Register 0x05

DESCRIPTION

Bits 4:3

Bits 2:1

Scrambler Disabled

Full Scrambler Enabled. Sub-mode Settings Select:

send lvds_data[20:0] bitwise XOR with prs[20:0]

send prs[20:0]

send lvds_data[20:0] bitwise XOR with pprs[20:0]

send pprs[20:0]

1 bit scrambler with key of prs[0] send lvds_data[20:0] bitwise XOR with prs[0], with lvds_data[k] = 0 send

prs[0] on lvds_out[k] k is selected with following settings:

k = 0 (DB0 in CMOS and 714 modes, CB0 in flexible,

16 bit mode)

01 (TXOUT0 Disable = 0)

k = 5 (DB0 (LSB) in flexible, 16 bit mode)

01 (TXOUT0 Disable = 1)

k = 7 (DB2 (LSB) in flexible, 14 bit mode)

k = 16 (CB0 in 714 mode)

k = 20 (CB4 in 714 mode)

1 bit scrambler with key of lvds_data[k]. send lvds_data[20:0] bitwise XOR with lvds_data[k] with lvds_out[k] =

lvds_data[k]:

k = 0 (DB0 in CMOS and 714 modes, CB0 in flexible,

16 bit mode)

01 (TXOUT0 Disable = 0)

k = 5 (DB0 (LSB) in flexible, 16 bit mode)

01 (TXOUT0 Disable = 1)

k = 7 (DB2 (LSB) in flexible, 14 bit mode)

k = 16 (CB0 in 714 mode)

k = 20 (CB4 in 714 mode)

7.4.18.1 Mode 00: Scrambler Disabled

Mode 00: Scrambler Disabled

7.4.18.2 Mode 01: Full Scrambler Using The Full 21-bit Pseudo Random Sequence

There are 4 sub-modes: (a) the 21-bit output will be bit-wise XORed with the 21-bit serial pseudo-random

sequence. i.e. lvds_data[20:0] ^ prs[20:0]; (b) the 21-bit serial pseudo random sequence will be output directly;

^ pprs[20:0]; (d) the 21-bit parallel pseudo random sequence will be output directly. In all sub-modes, the

sequences start m clock cycles after the de-assertion of the bol where m is defined as the analog latencies in 1-

ch, 2-ch and 3-ch modes. In other words, the output starts the same way as the up-count test pattern mode.

Unlike the up-count test pattern mode, the 21-bit pseudo-random sequence runs at the ADC (same as TXCLK)

rate, not pixel or line rate.

Submit Documentation Feedback

Product Folder Links: LM98722

LM98722CCMT/NOPB Datasheet(PDF) 74 Page - Texas Instruments

LM98722CCMT/NOPB Datasheet(HTML) 74 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL