CP3SP33SMSSLASHNOPB datasheet(165/407 Pages) TI1

165 / 407 page

CP3SP33

www.ti.com

SNOSCW5 – MAY 2013

6 5

4 3

Reserved

PROTOCOL

ENDPOINT

The Endpoint field specifies the target endpoint. Software must set this value to the

endpoint number contained in the receive endpoint descriptor returned during device

enumeration.

PROTOCOL

The Protocol field specifies the protocol for the receive endpoint.

00 – Reserved.

01 – Isochronous.

10 – Bulk.

11 – Interrupt.

21.3.24 Receive Interval Register (RXINTERVAL)

The RXINTERVAL register is an 8-bit, read/write register that specifies the polling interval for the currently

selected receive endpoint, for Interrupt and Isochronous endpoints. For Bulk endpoints, this register

specifies the number of frames after which the endpoint should timeout on receiving a stream of NAK

responses. There is a RXINTERVAL register for each endpoint (except Endpoint 0). This register is only

valid in Host mode. At reset, this register is cleared to 00h.

INTERVAL/TIMEOUT

INTERVAL/TIMEOUT field specifies a number of frames. The value is

interpreted differently depending on the transfer type.

TRANSFER TYPE

VALID VALUES (n)

NUMBER OF FRAMES

Interrupt

1-255

Iso.

1-16

2n-1

Bulk

2-16 (0 or 1 disables NAK function)

2n-1

21.3.25 USB Transceiver Control Register (VCTRL)

The VCTRL register is a 16-bit, read/write register used to provide the address for accessing the USB

transceiver control registers. These registers are only accessible through this register-based interface. The

VCTRL register also provides data for writes to those registers. At reset, this register is cleared to 0000h.

8 7

DWEN

ADDRESS

DATA

The Data field specifies the data loaded into the addressed register when writes are

performed.

ADDRESS The Address field specifies the register address. The only valid address is:

01h – PTCI_SUSPCTRL.

DWEN

The Data Write Enable bit controls whether the addressed register is written with the data.

0 – Write disabled.

1 – Write enabled.

21.3.26 USB Transceiver Status Register (VSTATUS)

The VSTATUS register is an 8-bit, read-only register that returns the data in the addressed USB

transceiver control register. At reset, this register is cleared to 00h.

USB Controller

165

Submit Documentation Feedback

Product Folder Links :CP3SP33

CP3SP33SMS/NOPB Datasheet(PDF) 165 Page - Texas Instruments

CP3SP33SMS/NOPB Datasheet(HTML) 165 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL