 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HC705JB2GRS/H Datasheet(PDF) 47 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705JB2GRS/H Datasheet(HTML) 47 Page - NXP Semiconductors |
|
|
47 / 128 page  August 28, 1998 GENERAL RELEASE SPECIFICATION INPUT/OUTPUT PORTS REV 1.1 7-1 SECTION 7 INPUT/OUTPUT PORTS In the Normal Operating Mode, there are 11 bidirectional I/O lines arranged as one 8-bit I/O port (Port A), and one 3-bit I/O port (Port B). Each port line can be programed as either input or output, under software control, by the data direction registers (DDR’s). Also, if enabled by a mask option, all Port A and Port B I/O pins may have individual software programmable pulldown or pullup devices. PA4 to PA7 and PB1 & PB2 pins have the additional properties of sinking higher current. PA0 to PA3 may function as additional IRQ interrupt input sources (mask option). PB1 and PB2 have open drain output drivers, with optional slow falling-edge output transitions. The transition delay is 170ns (typical), with a bus rate of 3MHz and a loading of 50pF. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
