| Electronic Components Datasheet Search |
|
HC705JJ7GRS/D Datasheet(PDF) 32 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705JJ7GRS/D Datasheet(HTML) 32 Page - NXP Semiconductors |
|
32 / 230 page ![]() Memory General Release Specification MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0 Memory 2.4 Input/Output Registers The first 32 addresses of the memory space, $0000–$001F, contain the I/O registers section as summarized in Figure 2-2. One I/O register is located outside the 32-byte I/O section, which is the computer operating properly (COP) register mapped at $1FF0. The assignment of each control, status, and data bit in the I/O register space from $0000–$001F is given in Figure 2-3 and Figure 2-4. $0000 I/O REGISTERS 32 BYTES $001F $0020 USER RAM 224 BYTES STACK RAM 64 BYTES $00C0 $00FF $00FF $0100 UNIMPLEMENTED 1536 BYTES $06FF $0700 USER EPROM 6144 BYTES $1EFF $1F00 INTERNAL TEST ROM 240 BYTES $1FEF $1FF0 USER VECTORS (EPROM) 16 BYTES $1FFF Figure 2-1. Memory Map Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |