| Electronic Components Datasheet Search |
|
HC705JJ7GRS/D Datasheet(PDF) 51 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC705JJ7GRS/D Datasheet(HTML) 51 Page - NXP Semiconductors |
|
51 / 230 page ![]() Interrupts External Interrupts MC68HC705JJ7/MC68HC705JP7 — Rev. 3.0 General Release Specification Interrupts With the edge- and level-sensitive trigger MOR option, a falling edge or a low level on the IRQ/VPP pin latches an external interrupt request. The edge- and level-sensitive trigger MOR option allows connection to the IRQ/VPP pin of multiple wired-OR interrupt sources. As long as any source is holding the IRQ low, an external interrupt request is present, and the CPU continues to execute the interrupt service routine. With the edge-sensitive-only trigger option, a falling edge on the IRQ/VPP pin latches an external interrupt request. A subsequent interrupt request can be latched only after the voltage level on the IRQ/VPP pin returns to a logic one and then falls again to logic zero. Figure 4-3. External Interrupt Logic PA3 PA2 PA1 PA0 IRQ LATCH VDD RST IRQ VECTOR FETCH IRQ STATUS/CONTROL REGISTER ($000D) EXTERNAL INTERRUPT REQUEST INTERNAL DATA BUS TO BIH & BIL INSTRUCTION PROCESSING R VPP TO USER EPROM AND PEPROM MASK OPTION REGISTER ($1FF1) IRQ/VPP Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |