TMPR4955AF datasheet(84/168 Pages) TOSHIBA

84 / 168 page

Chapter 6 TX4955A System Interface

6-12

6.2.8

Processor Request and External Request Protocol

This section explains the bus arbitration protocol for both processor requests and

external requests on a cycle-by-cycle basis. Table 6.2.3 below describes the abbreviations

used in the following timing diagram of the bus.

Table 6.2.3 System Interface Request

Range

Abbreviation

Meaning

Total

Unsd

Unused

Addr

Physical address

SysAD bus

Data<n>

Data number n of the data block

Cmd

Undefined system interface command

Read

Processor or external read request command

Write

Processor or external write request command

SINull

External null request command that releases the

system interface

NData

Non-coherent data identifier for datum other than

the final datum

SysCmd bus

NEOD

Non-coherent data identifier for the final datum

6.2.8.1

Processor request protocol

Processor request protocol is as follows.

•

Read

•

Write

•

Null write

6.2.8.2

Processor read request protocol

The processor read request protocol is as described in the following sequence. The

next step numbers correspond to the numbers in Figure 6.2.12.

1. RdRdy* is asserted to Low by the external agent. This means that the external

agent is ready to accept read requests.

2. When the system interface is in the master state, the read command is

transmitted to the SysCmd bus, then the processor read request is issued by

transmitting the read address to the SysAD bus.

3. At the same time, the processor asserts the ValidOut* signal for one cycle. This

means that valid data are being transmitted to the SysCmd bus and SysAD bus.

4. The processor goes into the slave state by itself either at the issue cycle of a read

request or after the Release* signal is asserted for one cycle and the issue cycle of

the read request is complete.

Note: The external agent must not assert the ExtRqst* signal as a means of

returning a read response. It must however wait to shift to the slave state on its

own. If an external request other than a read response is issued, ExtRqst* can be

asserted either before the read response or in the process of the read response.

5. The SysCmd bus and SysAD bus are released from the processor one cycle after

the Release* signal is asserted.

6. The SysCmd bus and SysAD bus are driven by the external agent within two

cycles after the Release* signal is asserted.

When shifting to the slave state (from Cycle 5 in Figure 6.2.12), the external agent

can return the requested data as a read response. Notification of an error in the

TMPR4955AF Datasheet(PDF) 84 Page - Toshiba Semiconductor

TMPR4955AF Datasheet(HTML) 84 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL