Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMS320DM647 Datasheet(PDF) 39 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM647
Description  Digital Media Processor
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM647 Datasheet(HTML) 39 Page - Texas Instruments

Back Button TMS320DM647 Datasheet HTML 35Page - Texas Instruments TMS320DM647 Datasheet HTML 36Page - Texas Instruments TMS320DM647 Datasheet HTML 37Page - Texas Instruments TMS320DM647 Datasheet HTML 38Page - Texas Instruments TMS320DM647 Datasheet HTML 39Page - Texas Instruments TMS320DM647 Datasheet HTML 40Page - Texas Instruments TMS320DM647 Datasheet HTML 41Page - Texas Instruments TMS320DM647 Datasheet HTML 42Page - Texas Instruments TMS320DM647 Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 166 page
background image
www.ti.com
3.2.2
DSPBOOTADDR Register Description
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372 – MAY 2007
Figure 3-1. BOOTCFG Register
31
24
Reserved
R-0
23
22
21
20
19
18
17
16
AECLKINSEL
PC166
HPIWIDTH
Reserved
FASTBOOT
Reserved
DUHPIEN
EMIFAWIDTH
R-L
R-1
R-L
R-1
R-L
R-L
15
8
Reserved
7
4
3
0
Reserved
BOOTMODE
R-0
R-L
LEGEND: R/W = Read/Write; R = Read only; L = latched; -n = value after reset
Table 3-2. BOOTCFG Register Field Descriptions
Bit
Field
Value
Description
31:24
Reserved
Reserved
23
AECLKINSEL
Controls the clock input for EMIFA. Latched from AECLKINSEL at RESET or POR deassertion
1
EMIFA clocked from internal SYSCLK
0
EMIFA clocked from outside from AECLKIN
22
PCI66
Controls PCI speed. PCI. Latched from PCI66 at RESET or POR deassertion
0
33 MHz PCI
1
66 MHz
21
HPIWIDTH
Controls HPI bus width. Latched from HPIWIDTH at RESET or POR deassertion
0
16 bit
1
32 bit
20
Reserved
1
Reserved
19
FASTBOOT
Fast Boot. Latched from FASTBOOT at RESET or POR deassertion
0
No Fast Boot
1
Fast Boot
18
Reserved
Reserved
17
DUHPIEN
PCI Enable Default. Latched from UHPIEN at RESET or POR deassertion
0
UHPI disabled
1
UHPI enabled
16
EMIFAWIDTH
EMIFA CS2 Bus Width Default. Latched from EMIFAWIDTH at RESET or POR deassertion
0
8-bit
1
16-bit
15:4
Reserved
Reserved
3:0
BOOTMODE
Boot Mode. Latched from BOOTMOD at RESET or POR deassertion
The DSPBOOTADDR register contains the upper 22 bits of the C64x+ DSP reset vector. The register
format is shown in Figure 3-2 and bit field descriptions are shown in Table 3-3. DSPBOOTADDR is
readable and writable by software after reset. DSPBOOTADDR Decode: This decode logic determines the
default of the DSPBOOTADDR Register. It can default to either the base address of L2 ROM
(0x00800000) or the base address of EMIFA CS2 (0xA0000000)
Submit Documentation Feedback
Device Configuration
39



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com