Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

TMS320DM647 Datasheet(PDF) 51 Page - Texas Instruments

Click here to check the latest version.
Part # TMS320DM647
Description  Digital Media Processor
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM647 Datasheet(HTML) 51 Page - Texas Instruments

Back Button TMS320DM647 Datasheet HTML 47Page - Texas Instruments TMS320DM647 Datasheet HTML 48Page - Texas Instruments TMS320DM647 Datasheet HTML 49Page - Texas Instruments TMS320DM647 Datasheet HTML 50Page - Texas Instruments TMS320DM647 Datasheet HTML 51Page - Texas Instruments TMS320DM647 Datasheet HTML 52Page - Texas Instruments TMS320DM647 Datasheet HTML 53Page - Texas Instruments TMS320DM647 Datasheet HTML 54Page - Texas Instruments TMS320DM647 Datasheet HTML 55Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 166 page
background image
www.ti.com
4.3 Configuration Switch Fabric
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372 – MAY 2007
Table 4-1. Connectivity Matrix for Data SCR
MEGAMODULE
DDR2 EMIF
EMIFA
VIDEO
VIDEO
PCI
VLYNQ
Configuration
PORT 0-2
PORT 3-4
SCR
TC0
Y
Y
Y
Y
Y
Y
Y
Y
TC1
Y
Y
Y
Y
Y
Y
Y
Y
TC2
Y
Y
Y
Y
Y
Y
Y
Y
TC3
Y
Y
Y
Y
Y
N
N
N
Megamodule
N
Y
Y
N
N
Y
Y
N
HPI
Y
Y
Y
N
N
Y
Y
Y
PCI
Y
Y
Y
N
N
Y
Y
Y
VLYNQ
Y
Y
Y
N
N
Y
Y
Y
Ethernet Subsystem
Y
Y
Y
N
N
N
N
N
Figure 4-2 shows the connection between the C64x+ megamodule and the configuration SCR, which is
mainly used by the C64x+ Megamodule to access peripheral registers. The data SCR also has a
connection to the configuration SCR that allows masters to access most peripheral registers. The only
registers not accessible by the data SCR through the configuration SCR are the device configuration
registers and the PLL1 and PLL2 controller registers; these can be accessed only by the C64x+
Megamodule. The configuration SCR uses 32-bit configuration buses running at SYSCLK2 frequency.
SYSCLK2 is supplied by the PLL1 controller and is fixed at a frequency equal to the CPU frequency
divided by 3.
Submit Documentation Feedback
System Interconnect
51



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com