TMS320DM647 datasheet(85/166 Pages) TI

85 / 166 page

www.ti.com

6.7.4

System Reset

6.7.5

Peripheral Local Reset

6.7.6

Reset Priority

TMS320DM647/TMS320DM648

Digital Media Processor

SPRS372 – MAY 2007

The C64x+ begins executing from DSPBOOTADDR (determined by bootmode selection).

After the reset sequence, the boot sequence begins. Since the boot and configuration pins are not

latched with a max reset, the previous values (as shown in the BOOTCFG register) are used to

select

the

bootmode.

For

details

the

boot

sequence,

see

the

Using

the

TMS320DM647/DM648 Bootloader Application Report (literature number SPRAAJ1). After the boot

sequence, follow the software initialization sequence.

A system reset maintains memory contents and does not reset the clock logic or the test and emulation

circuitry. The device configuration pins are also not re-latched and the state of the peripherals

(enabled/disabled) is also not affected. A system reset is initiated by the emulator or by the PRST pin of

PCI peripheral.

During a system reset, the following happens:

1. The RESETSTAT pin goes low to indicate an internal reset is being generated. The reset is allowed to

propagate through the system. Internal system clocks are not affected.

2. After the internal reset signal has propagated, the PLL controllers pause and restart their system

clocks for about 10 cycles of their system reference clocks, but retain their configuration. The PLLs

also remain locked.

3. The boot sequence is started after the system clocks are restarted. Since the configuration pins

(including the BOOTMODE[3:0] pins) are not latched with a system reset, the previous values, as

shown in the BOOTCFG register, are used to select the boot mode.

The user can configure the local reset and clock state of a peripheral through programming the PSC.

Table 6-2 identifies the LPSC numbers and the peripherals capable of being locally reset by the PSC. For

detailed

information

the

programming

these

peripherals

the

PSC,

see

the

TMS320DM647/TMS320DM648 DMP DSP Subsystem Reference Guide (literature number SPRUEU6).

If any of the above reset sources occur simultaneously, the PLLCTRL processes only the highest priority

reset request. The reset request priorities are as follows (high to low):

• Power-on Reset

• Maximum Reset

• Warm Reset

• System Reset

Submit Documentation Feedback

Peripheral Information and Electrical Specifications

TMS320DM647 Datasheet(PDF) 85 Page - Texas Instruments

TMS320DM647 Datasheet(HTML) 85 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL