Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TAS2020 Datasheet(PDF) 39 Page - Texas Instruments

Part # TAS2020
Description  TAS2020 3.2W Mono Digital Input Class-D Speaker Amp with 5.5V PVDD Support
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TAS2020 Datasheet(HTML) 39 Page - Texas Instruments

Back Button TAS2020 Datasheet HTML 35Page - Texas Instruments TAS2020 Datasheet HTML 36Page - Texas Instruments TAS2020 Datasheet HTML 37Page - Texas Instruments TAS2020 Datasheet HTML 38Page - Texas Instruments TAS2020 Datasheet HTML 39Page - Texas Instruments TAS2020 Datasheet HTML 40Page - Texas Instruments TAS2020 Datasheet HTML 41Page - Texas Instruments TAS2020 Datasheet HTML 42Page - Texas Instruments TAS2020 Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 79 page
background image
Table 7-10. TDM_CFG1 Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
0
RX_EDGE
R/W
0h
TDM RX capture clock polarity.
0h = Rising edge of SBCLK
1h = Falling edge of SBCLK
7.1.10 TDM_CFG2 Register (Address = 9h) [Reset = 0Ah]
Return to the Summary Table.
This register configures device TDM modes.
Table 7-11. TDM_CFG2 Register Field Descriptions
Bit
Field
Type
Reset
Description
5-4
RX_SCFG[1:0]
R/W
0h
TDM RX time slot select config.
0h = Mono with time slot equal to I2C address offset
1h = Mono left channel
2h = Mono right channel
3h = Stereo downmix (L+R)/2
3-2
RX_WLEN[1:0]
R/W
2h
TDM RX word length.
0h = 16 bits
1h = 20 bits
2h = 24 bits
3h = 32 bits
1-0
RX_SLEN[1:0]
R/W
2h
TDM RX time slot length.
0h = 16 bits
1h = 24 bits
2h = 32 bits
3h = Reserved
7.1.11 TDM_CFG3 Register (Address = Ah) [Reset = 10h]
Return to the Summary Table.
This register configures device TDM modes.
Table 7-12. TDM_CFG3 Register Field Descriptions
Bit
Field
Type
Reset
Description
7-4
RX_SLOT_R[3:0]
R/W
1h
TDM RX Right Audio Channel Time Slot.
3-0
RX_SLOT_L[3:0]
R/W
0h
TDM RX Left Audio Channel Time Slot.
7.1.12 TDM_CFG5 Register (Address = Ch) [Reset = 13h]
Return to the Summary Table.
This register configures device TDM modes.
Table 7-13. TDM_CFG5 Register Field Descriptions
Bit
Field
Type
Reset
Description
7
TX_KEEPCY
R/W
0h
TDM TX SDOUT LSB data will be driven for
0h = full-cycle
1h = half-cycle
6
TX_KEEPLN
R/W
0h
TDM TX SDOUT will hold the bus for the following when
TX_KEEPEN is enabled
0h = 1LSB cycle
1h = always
www.ti.com
TAS2020
SLASFD4A – AUGUST 2024 – REVISED JULY 2026
Copyright © 2026 Texas Instruments Incorporated
Submit Document Feedback
39
Product Folder Links: TAS2020



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com