Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TAS2020 Datasheet(PDF) 9 Page - Texas Instruments

Part # TAS2020
Description  TAS2020 3.2W Mono Digital Input Class-D Speaker Amp with 5.5V PVDD Support
PDF  79 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

TAS2020 Datasheet(HTML) 9 Page - Texas Instruments

Back Button TAS2020 Datasheet HTML 5Page - Texas Instruments TAS2020 Datasheet HTML 6Page - Texas Instruments TAS2020 Datasheet HTML 7Page - Texas Instruments TAS2020 Datasheet HTML 8Page - Texas Instruments TAS2020 Datasheet HTML 9Page - Texas Instruments TAS2020 Datasheet HTML 10Page - Texas Instruments TAS2020 Datasheet HTML 11Page - Texas Instruments TAS2020 Datasheet HTML 12Page - Texas Instruments TAS2020 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 79 page
background image
TA = 25°C, VDD = IOVDD = 1.8V (unless other wise noted)
MIN
NOM
MAX
UNIT
tf
SDA and SCL fall time
300
ns
tSU;STO
Set-up time for STOP condition
4
μs
tBUF
Bus free time between a STOP and START condition
4.7
μs
Cb
Capacitive load for each bus line
400
pF
I2C - Fast Mode
fSCL
SCL clock frequency
0
400
kHz
tHD;STA
Hold time (repeated) START condition. After this period, the first clock
pulse is generated.
0.6
μs
tLOW
LOW period of the SCL clock
1.3
μs
tHIGH
HIGH period of the SCL clock
0.6
μs
tSU;STA
Setup time for a repeated START condition
0.6
μs
tHD;DAT
Data hold time: For I2C bus devices
0
0.9
μs
tSU;DAT
Data set-up time
100
ns
tr
SDA and SCL rise time
20 + 0.1 ×
Cb
300
ns
tf
SDA and SCL fall time
20 + 0.1 ×
Cb
300
ns
tSU;STO
Set-up time for STOP condition
0.6
μs
tBUF
Bus free time between a STOP and START condition
1.3
μs
Cb
Capacitive load for each bus line
400
pF
TDM Port
fsbclk
SBCLK Frequency range
0.384
24.576
MHz
tH(SBCLK)
SBCLK high period
0.35/fsbclk
ns
tL(SBCLK)
SBCLK low period
0.35/fsbclk
ns
tSU(FSYNC)
FSYNC setup time
8
ns
tHLD(FSYNC) FSYNC hold time
8
ns
tSU(SDIN)
SDIN setup time
8
ns
tHLD(SDIN)
SDIN hold time
8
ns
td(SBCLK-
SDOUT)
SBCLK to SDOUT delay : 10% of SBCLK falling edge or 90% of SBCLK
rising edge to 50% of SDOUT, IOVDD=1.8V
30
ns
td(SBCLK-
SDOUT)
SBCLK to SDOUT delay : 10% of SBCLK falling edge or 90% of SBCLK
rising edge to 50% of SDOUT, IOVDD=3.3V
18.5
ns
tr(SBCLK)
SBCLK rise time : 10% - 90% Rise Time
0.15 / fsbclk
ns
tf(SBCLK)
SBCLK fall time : 90% - 10% Rise Time
0.15 / fsbclk
ns
tf(SBCLK-
CLH)
SBCLK to CLH delay: Boost share configuration
1 /2* fsbclk
ns
5.7 Timing Diagrams
tBUF
STO
STA
th(STA)
tLOW
tr
th(DAT)
tf
tHIGH
tsu(DAT)
SDA
SCL
tsu(STA)
STA
th(STA)
STO
tsu(STO)
Figure 5-1. I2C timing diagram
www.ti.com
TAS2020
SLASFD4A – AUGUST 2024 – REVISED JULY 2026
Copyright © 2026 Texas Instruments Incorporated
Submit Document Feedback
9
Product Folder Links: TAS2020



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com