AT89C51ID2-RDTIM datasheet(76/159 Pages) ATMEL

76 / 159 page

AT89C51ID2

4289A–8051–09/03

Registers

Table 57. PCON Register

PCON (S87:h) Power configuration Register

Reset Value= XXXX 0000b

7654

3210

---

POF

GF1

GF0

IDL

Bit

Number

Bit

Mnemonic

Description

7-5

Reserved

The value read from these bits is indeterminate. Do not set these bits.

4POF

Power-Off Flag

Cleared to recognize next reset type.

Set by hardware when VCC rises from 0 to its nominal voltage. Can also be set

by software.

3GF1

General Purpose flag 1

One use is to indicate whether an interrupt occurred during normal operation or

during Idle mode.

2GF0

General Purpose flag 0

One use is to indicate whether an interrupt occurred during normal operation or

during Idle mode.

1PD

Power-Down Mode bit

Cleared by hardware when an interrupt or reset occurs.

Set to activate the Power-Down mode.

If IDL and PD are both set, PD takes precedence.

0IDL

Idle Mode bit

Cleared by hardware when an interrupt or reset occurs.

Set to activate the Idle mode.

If IDL and PD are both set, PD takes precedence.

AT89C51ID2-RDTIM Datasheet(PDF) 76 Page - ATMEL Corporation

AT89C51ID2-RDTIM Datasheet(HTML) 76 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL