Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM8S105C4B3 Datasheet(PDF) 82 Page - STMicroelectronics

Part # STM8S105C4B3
Description  Access line, 16 MHz STM8S 8-bit MCU, up to 32 Kbytes Flash, integrated EEPROM,10-bit ADC, timers, UART, SPI, I²C
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM8S105C4B3 Datasheet(HTML) 82 Page - STMicroelectronics

Back Button STM8S105C4B3 Datasheet HTML 78Page - STMicroelectronics STM8S105C4B3 Datasheet HTML 79Page - STMicroelectronics STM8S105C4B3 Datasheet HTML 80Page - STMicroelectronics STM8S105C4B3 Datasheet HTML 81Page - STMicroelectronics STM8S105C4B3 Datasheet HTML 82Page - STMicroelectronics STM8S105C4B3 Datasheet HTML 83Page - STMicroelectronics STM8S105C4B3 Datasheet HTML 84Page - STMicroelectronics STM8S105C4B3 Datasheet HTML 85Page - STMicroelectronics STM8S105C4B3 Datasheet HTML 86Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 127 page
background image
Unit
Max
Typ
Min
(1)
Conditions
Parameter
Symbol
ms
3.3
3
Fast programming time for 1 block
(128 bytes)
ms
3.3
3
Erase time for 1 block (128 bytes)
terase
cycles
10 k
TA = +85 °C
Erase/write cycles
(2)(program
memory)
NRW
1M
300 k
TA = +125 ° C
Erase/write cycles(data memory)
(2)
years
20
TRET = 55° C
Data retention (program memory)
after 10k erase/write cycles at TA
= +85 °C
tRET
20
TRET = 55° C
Data retention (data memory) after
10k erase/write cycles at TA = +85
°C
1
TRET = 85° C
Data retention (data memory) after
300 k erase/write cyclesat TA =
+125 °C
mA
2
Supply current (Flash
programming or erasing for 1 to
128 bytes)
IDD
(1) Data based on characterization results, not tested in production.
(2) The physical granularity of the memory is 4 bytes, so cycling is performed on 4 bytes
even when a write/erase operation addresses a single byte.
I/O port pin characteristics
10.3.6
General characteristics
Subject to general operating conditions for VDD and TA unless otherwise specified. All unused
pins must be kept at a fixed voltage: using the output mode of the I/O for example or an
external pull-up or pull-down resistor.
Table 38: I/O static characteristics
Unit
Max
Typ
Min
Conditions
Parameter
Symbol
V
0.3 x VDD
-0.3
VDD = 5 V
Input low level
voltage
VIL
DocID14771 Rev 9
82/127
STM8S105xx
Electrical characteristics



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com