Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCIMX258CJM4A Datasheet(PDF) 112 Page - Freescale Semiconductor, Inc

Part # PCIMX258CJM4A
Description  i.MX25 Applications Processor for Consumer and Industrial Products
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX258CJM4A Datasheet(HTML) 112 Page - Freescale Semiconductor, Inc

Back Button PCIMX258CJM4A Datasheet HTML 108Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 109Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 110Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 111Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 112Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 113Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 114Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 115Page - Freescale Semiconductor, Inc PCIMX258CJM4A Datasheet HTML 116Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 144 page
background image
i.MX25 Applications Processor for Consumer and Industrial Products, Rev. 3
112
Freescale Semiconductor
Figure 82. Start-up Sequence
The output data can be read from adcout11...adcout0, and is available tdata nanoseconds after the rising
edge of eoc. The reset signal and the digital signals controlling the analog switches (ypsw, xpsw, ynsw,
xnsw) are totally asynchronous.
The following conditions are necessary to guarantee the correct operation of the ADC:
•
The input multiplexer selection (selin11…selin0) is stable during both the last clock cycle (14th)
and the first clock cycle (1st). The best way to guarantee this is to make the input multiplexer
selection during clock cycles 2 to 13.
•
The references are stable during clock cycle 1 to 13. The best way to guarantee this is to make the
reference multiplexer selection (selrefp and selrefn) before issuing an soc pulse and changing it
only after an eoc pulse has been acquired, during the last clock cycle (14).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com