MC9S08DN60F1CLF datasheet(201/356 Pages) FREESCALE

201 / 356 page

Chapter 11 Inter-Integrated Circuit (S08IICV2)

MC9S08DN60 Series Data Sheet, Rev 3

Freescale Semiconductor

201

11.3.4

IIC Status Register (IICS)

76543210

TCF

IAAS

BUSY

ARBL

0SRW

IICIF

RXAK

Reset

10000000

= Unimplemented or Reserved

Figure 11-6. IIC Status Register (IICS)

Table 11-6. IICS Field Descriptions

Field

Description

TCF

Transfer Complete Flag. This bit is set on the completion of a byte transfer. This bit is only valid during or

immediately following a transfer to the IIC module or from the IIC module.The TCF bit is cleared by reading the

IICD register in receive mode or writing to the IICD in transmit mode.

0 Transfer in progress

1 Transfer complete

IAAS

Addressed as a Slave. The IAAS bit is set when the calling address matches the programmed slave address

or when the GCAEN bit is set and a general call is received. Writing the IICC register clears this bit.

0 Not addressed

1 Addressed as a slave

BUSY

Bus Busy. The BUSY bit indicates the status of the bus regardless of slave or master mode. The BUSY bit is

set when a start signal is detected and cleared when a stop signal is detected.

0 Bus is idle

1 Bus is busy

ARBL

Arbitration Lost. This bit is set by hardware when the arbitration procedure is lost. The ARBL bit must be cleared

by software by writing a 1 to it.

0 Standard bus operation

1 Loss of arbitration

SRW

Slave Read/Write. When addressed as a slave, the SRW bit indicates the value of the R/W command bit of the

calling address sent to the master.

0 Slave receive, master writing to slave

1 Slave transmit, master reading from slave

IICIF

IIC Interrupt Flag. The IICIF bit is set when an interrupt is pending. This bit must be cleared by software, by

writing a 1 to it in the interrupt routine. One of the following events can set the IICIF bit:

•

One byte transfer completes

•

Match of slave address to calling address

•

Arbitration lost

0 No interrupt pending

1 Interrupt pending

RXAK

Receive Acknowledge. When the RXAK bit is low, it indicates an acknowledge signal has been received after

the completion of one byte of data transmission on the bus. If the RXAK bit is high it means that no acknowledge

signal is detected.

0 Acknowledge received

1 No acknowledge received

MC9S08DN60F1CLF Datasheet(PDF) 201 Page - Freescale Semiconductor, Inc

MC9S08DN60F1CLF Datasheet(HTML) 201 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL