MC9S08DN60F1CLF datasheet(235/356 Pages) FREESCALE

235 / 356 page

Chapter 13 Serial Communications Interface (S08SCIV4)

MC9S08DN60 Series Data Sheet, Rev 3

Freescale Semiconductor

235

13.2.2

SCI Control Register 1 (SCI1C1)

This read/write register is used to control various optional features of the SCI system.

76543210

SBR7

SBR6

SBR5

SBR4

SBR3

SBR2

SBR1

SBR0

Reset

00000100

Figure 13-5. SCI Baud Rate Register (SCI1BDL)

Table 13-2. SCI1BDL Field Descriptions

Field

Description

7:0

SBR[7:0]

Baud Rate Modulo Divisor — These 13 bits in SBR[12:0] are referred to collectively as BR, and they set the

modulo divide rate for the SCI baud rate generator. When BR = 0, the SCI baud rate generator is disabled to

reduce supply current. When BR = 1 to 8191, the SCI baud rate = BUSCLK/(16

×BR). See also BR bits in

Table 13-1.

76543210

LOOPS

SCISWAI

RSRC

WAKE

ILT

Reset

00000000

Figure 13-6. SCI Control Register 1 (SCI1C1)

Table 13-3. SCI1C1 Field Descriptions

Field

Description

LOOPS

Loop Mode Select — Selects between loop back modes and normal 2-pin full-duplex modes. When

LOOPS = 1, the transmitter output is internally connected to the receiver input.

0 Normal operation — RxD and TxD use separate pins.

1 Loop mode or single-wire mode where transmitter outputs are internally connected to receiver input. (See

RSRC bit.) RxD pin is not used by SCI.

SCISWAI

SCI Stops in Wait Mode

0 SCI clocks continue to run in wait mode so the SCI can be the source of an interrupt that wakes up the CPU.

1 SCI clocks freeze while CPU is in wait mode.

RSRC

Receiver Source Select — This bit has no meaning or effect unless the LOOPS bit is set to 1. When

LOOPS = 1, the receiver input is internally connected to the TxD pin and RSRC determines whether this

connection is also connected to the transmitter output.

0 Provided LOOPS = 1, RSRC = 0 selects internal loop back mode and the SCI does not use the RxD pins.

1 Single-wire SCI mode where the TxD pin is connected to the transmitter output and receiver input.

9-Bit or 8-Bit Mode Select

0 Normal — start + 8 data bits (LSB ﬁrst) + stop.

1 Receiver and transmitter use 9-bit data characters

start + 8 data bits (LSB ﬁrst) + 9th data bit + stop.

MC9S08DN60F1CLF Datasheet(PDF) 235 Page - Freescale Semiconductor, Inc

MC9S08DN60F1CLF Datasheet(HTML) 235 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL